English
Language : 

ICS9DB803DI Datasheet, PDF (7/21 Pages) Integrated Device Technology – Eight Output Differential Buffer for PCIe Gen 2
ICS9DB803DI
Eight Output Differential Buffer for PCIe for Gen 2
Absolute Max
Symbol
Parameter
VDD_A
3.3V Core Supply Voltage
VDD_In 3.3V Logic Supply Voltage
VIL
Input Low Voltage
VIH
Input High Voltage
Ts
Storage Temperature
Tambient Ambient Operating Temp
Tcase
Case Temperature
Input ESD protection
ESD prot
human body model
Min
GND-0.5
-65
-40
2000
Max
4.6
4.6
VDD+0.5V
150
85
115
Units
V
V
V
V
°C
°C
°C
V
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = -40 - 85°C; Supply Voltage VDD = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN TYP
Input High Voltage
VIH
Input Low Voltage
VIL
Input High Current
IIH
3.3 V +/-5%
3.3 V +/-5%
VIN = VDD
2
GND - 0.3
-5
Input Low Current
IIL1
VIN = 0 V; Inputs with no pull-up resistors
-5
IIL2
VIN = 0 V; Inputs with pull-up resistors
-200
Operating Supply Current IDD3.3OP
Full Active, CL = Full load;
Powerdown Current
IDD3.3PD
all diff pairs driven
all differential pairs tri-stated
Input Frequency
FiPLL
PLL Mode
50
FiBYPASS
Bypass Mode
50
Pin Inductance
Lpin
Capacitance
PLL Bandwidth
CIN
COUT
BW
Logic Inputs
Output pin capacitance
PLL Bandwidth when PLL_BW=0
PLL Bandwidth when PLL_BW=1
1.5
2
3
0.7
1
Clk Stabilization
TSTAB
From VDD Power-Up and after input clock
stabilization or de-assertion of PD# to 1st
clock
Modulation Frequency
fMOD
Triangular Modulation
30
Tdrive_SRC_STOP#
tDRVSTP
DIF output enable after
SRC_Stop# de-assertion
Tdrive_PD#
tDRVPD
DIF output enable after
PD# de-assertion
Tfall
tF
Fall time of PD# and SRC_STOP#
Trise
tR
Rise time of PD# and SRC_STOP#
1Guaranteed by design and characterization, not 100% tested in production.
2See timing diagrams for timing requirements.
3Time from deassertion until outputs are >200 mV
MAX
VDD + 0.3
0.8
5
UNITS NOTES
V
V
uA
uA
uA
200
mA
60
mA
6
mA
110
MHz
1
400
MHz
1
7
nH
1
5
pF
1
6
pF
1
4
MHz
1
1.4
MHz
1
1
ms
1,2
33
kHz
1
10
ns
1,3
300
us
1,3
5
ns
1
5
ns
2
IDTTM/ICSTM Eight Output Differential Buffer for PCIe Gen 2
7
ICS9DB803DI REV A 06/18/08