English
Language : 

5T915 Datasheet, PDF (5/21 Pages) Integrated Device Technology – 2.5V Differential 1:5 Clock Buffer Terabuffer
5T915 DATA SHEET
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR HSTL(1)
Symbol
Parameter
Test Conditions
Min.
Typ.(7)
Max
Unit
Input Characteristics
IIH
Input HIGH Current(9)
VDD = 2.6V
VI = VDDQ/GND
—
—
±5
μA
IIL
Input LOW Current(9)
VDD = 2.6V
VI = GND/VDDQ
—
—
±5
VIK
Clamp Diode Voltage
VDD = 2.4V, IIN = -18mA
—
- 0.7
- 1.2
V
VIN
DC Input Voltage
- 0.3
+3.6
V
VDIF
DC Differential Voltage(2,8)
0.2
—
V
VCM
DC Common Mode Input Voltage(3,8)
680
750
900
mV
VIH
DC Input HIGH(4,5,8)
VREF + 100
—
mV
VIL
DC Input LOW(4,6,8)
—
VREF - 100
mV
VREF
Single-Ended Reference Voltage(4,8)
—
750
—
mV
Output Characteristics
VOH
Output HIGH Voltage
IOH = -8mA
VDDQ - 0.4
—
V
IOH = -100μA
VDDQ - 0.1
—
V
VOL
Output LOW Voltage
IOL = 8mA
—
0.4
V
IOL = 100μA
—
0.1
V
NOTES:
1. See RECOMMENDED OPERATING RANGE table.
2. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only.
The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new
state.
3. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.
4. For single-ended operation, in differential mode, A/VREF is tied to the DC voltage VREF.
5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
7. Typical values are at VDD = 2.5V, VDDQ = 1.5V, +25°C ambient.
8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
9. For differential mode (RxS = LOW), A and A/VREF must be at the opposite rail.
POWER SUPPLY CHARACTERISTICS FOR HSTL OUTPUTS(1)
Symbol
Parameter
Test Conditions(2)
Typ.
IDDQ
Quiescent VDD Power Supply Current
VDDQ = Max., Reference Clock = LOW(3)
20
Outputs enabled, All outputs unloaded
IDDQQ
Quiescent VDDQ Power Supply Current
VDDQ = Max., Reference Clock = LOW(3)
0.1
Outputs enabled, All outputs unloaded
IDDD
Dynamic VDD Power Supply
VDD = Max., VDDQ = Max., CL = 0pF
20
Current per Output
IDDDQ
Dynamic VDDQ Power Supply
VDD = Max., VDDQ = Max., CL = 0pF
30
Current per Output
ITOT
Total Power VDD Supply Current
VDDQ = 1.5V, FREFERENCE CLOCK = 100MHz, CL = 15pF
20
VDDQ = 1.5V, FREFERENCE CLOCK = 250MHz, CL = 15pF
35
ITOTQ
Total Power VDDQ Supply Current
VDDQ = 1.5V, FREFERENCE CLOCK = 100MHz, CL = 15pF
35
VDDQ = 1.5V, FREFERENCE CLOCK = 250MHz, CL = 15pF
60
NOTES:
1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
2. The termination resistors are excluded from these measurements.
3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.
Max
Unit
30
mA
0.3
mA
30
μA/MHz
50
μA/MHz
40
mA
50
70
mA
120
REVISION A 11/3/15
5
2.5V DIFFERENTIAL 1:5 CLOCK BUFFER
TERABUFFER™