ICS854S057BI Datasheet, PDF (2/15 Pages) Integrated Device Technology – One LVDS output pair

ICS854S057BI Data Sheet
4:1, OR 2:1 LVDS CLOCK MULTIPLEXER W/INTERNAL INPUT TERMINATION
Table 1. Pin Descriptions
Number
1, 20
2
3
4
5, 6
7
8
9
10, 11
12
13
14
15, 16
17
18
19
Name
V_DD
PCLK0
VT0
nPCLK0
SEL1, SEL0
PCLK1
VT1
nPCLK1
GND
nPCLK2
VT2
PCLK2
nQ, Q
nPCLK3
VT3
PCLK3
Type
Power
Input
Input
Input
Input Pulldown
Input
Input
Input
Power
Input
Input
Input
Output
Input
Input
Input
Description
Power supply pins.
Non-inverting LVPECL differential clock input. R_T = 50Ω termination to VT0.
Termination input. For LVDS input, leave floating. R_T = 50Ω termination to VT0.
Inverting LVPECL differential clock input. R_T = 50Ω termination to VT0.
Clock select inputs. LVCMOS/LVTTL interface levels.
Non-inverting LVPECL differential clock input. R_T = 50Ω termination to VT1.
Termination input. For LVDS input, leave floating. R_T = 50Ω termination to VT1.
Inverting LVPECL differential clock input. R_T = 50Ω termination to VT1.
Power supply ground.
Inverting LVPECL differential clock input. R_T = 50Ω termination to VT2.
Termination input. For LVDS input, leave floating. R_T = 50Ω termination to VT2.
Non-inverting LVPECL differential clock input. R_T = 50Ω termination to VT2.
Differential output pair. LVDS interface levels.
Inverting LVPECL differential clock input. R_T = 50Ω termination to VT3.
Termination input. For LVDS input, leave floating. R_T = 50Ω termination to VT3.
Non-inverting LVPECL differential clock input. R_T = 50Ω termination to VT3.
NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Symbol
Parameter
C_IN
Input Capacitance
R_PULLDOWN Input Pulldown Resistor
R_T
Input Termination Resistor
Test Conditions
Table 3. Control Input Function Table
Inputs
SEL1
SEL0
0
0
0
1
1
0
1
1
Outputs
PCLKx, nPCLKx
PCLK0, nPCLK0
PCLK1, nPCLK1
PCLK2, nPCLK2
PCLK3, nPCLK3
Minimum
40
Typical
2
50
50
Maximum
60
Units
pF
kΩ
Ω
ICS854S057BGI REVISION A MARCH 29, 2010
2
©2010 Integrated Device Technology, Inc.