English
Language : 

9FGP204 Datasheet, PDF (15/18 Pages) Integrated Device Technology – Frequency Timing Generator for Peripherals
9FGP204
Frequency Timing Generator for Peripherals
SMBus Table: PLLs M/N Programming Enable Register
Byte 10
Pin #
Name
Control Function
Bit 7
-
Bit 6
Bit 5
M/N_EN
PLLs M/N Programming Enable
Reserved
Reserved
Bit 4
Reserved
Bit 3
Reserved
Bit 2
Reserved
Bit 1
Bit 0
Reserved
Reserved
SMBus Table: CPU PLL VCO Frequency Control Register
Byte 11
Pin #
Name
Control Function
Bit 7
-
N Div8
N Divider Prog bit 8
Bit 6
-
N Div 9
N Divider Prog bit 9
Bit 5
-
M Div5
Bit 4
-
M Div4
Bit 3
-
Bit 2
-
M Div3
M Div2
M Divider Programming bits
Bit 1
-
M Div1
Bit 0
-
M Div0
SMBus Table: CPU PLL VCO Frequency Control Register
Byte 12
Pin #
Name
Control Function
Bit 7
-
N Div7
Bit 6
-
N Div6
Bit 5
-
N Div5
Bit 4
-
Bit 3
-
N Div4
N Div3
N Divider Programming b(7:0)
Bit 2
-
N Div2
Bit 1
-
N Div1
Bit 0
-
N Div0
SMBus Table: CPU PLL Spread Spectrum Control Register
Byte 13
Pin #
Name
Control Function
Bit 7
-
SSP7
Bit 6
-
SSP6
Bit 5
-
Bit 4
-
Bit 3
-
SSP5
SSP4
SSP3
Spread Spectrum Programming
b(7:0)
Bit 2
-
SSP2
Bit 1
-
SSP1
Bit 0
-
SSP0
SMBus Table: CPU PLL Spread Spectrum Control Register
Byte 14
Pin #
Name
Control Function
Bit 7
Reserved
Bit 6
-
SSP14
Bit 5
-
SSP13
Bit 4
-
Bit 3
-
Bit 2
-
SSP12
SSP11
SSP10
Spread Spectrum Programming
b(14:8)
Bit 1
-
SSP9
Bit 0
-
SSP8
Type
RW
0
Disable
1
Enable
PWD
0
0
0
0
0
0
0
0
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
1
The decimal representation
of M and N Divier in Byte 11
and 12 will configure the
VCO frequency. Default at
power up = latch-in or Byte 0
Rom table. VCO Frequency
= 25 x [NDiv(9:0)+8] /
[MDiv(5:0)+2]
PWD
X
X
X
X
X
X
X
X
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
1
The decimal representation
of M and N Divier in Byte 11
and 12 will configure the
VCO frequency. Default at
power up = latch-in or Byte 0
Rom table. VCO Frequency
= 25 x [NDiv(9:0)+8] /
[MDiv(5:0)+2]
PWD
X
X
X
X
X
X
X
X
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
1
These Spread Spectrum bits
in Byte 13 and 14 will
program the spread
pecentage. It is
recommended to use ICS
Spread % table for spread
programming.
PWD
X
X
X
X
X
X
X
X
Type
0
1
RW These Spread Spectrum bits
RW
in Byte 13 and 14 will
RW
program the spread
RW
pecentage. It is
RW recommended to use ICS
RW Spread % table for spread
RW
programming.
PWD
0
X
X
X
X
X
X
X
IDT® Frequency Timing Generator for Peripherals
15
1604B—08/29/11