74FCT38072S Datasheet, PDF (1/11 Pages) Integrated Device Technology – Low additive phase jitter RMS

Low Skew 1 to 2 Clock Buffer
74FCT38072S
DATASHEET
Description
The 74FCT38072S is a low skew, single input to two output,
clock buffer. The 74FCT38072S has best in class additive
phase Jitter of sub 50 fsec.
IDT makes many non-PLL and PLL based low skew output
devices as well as Zero Delay Buffers to synchronize clocks.
Contact us for all of your clocking needs.
Features
• Low additive phase jitter RMS: 50fs
• Extremely low skew outputs (50ps)
• Low cost clock buffer
• Packaged in 8-pin SOIC and 8-pin DFN, Pb-free
• Input/Output clock frequency up to 200 MHz
• Low power CMOS technology
• Operating voltages of 1.8V to 3.3V
• Extended temperature range (-40° to +105°C)
Block Diagram
Q0
ICLK
Q1
74FCT38072S REVISION A 03/18/15
1
©2015 Integrated Device Technology, Inc.