English
Language : 

ICS950227 Datasheet, PDF (7/17 Pages) Integrated Circuit Systems – Programmable Timing Control Hub for P4
Integrated
Circuit
Systems, Inc.
ICS950227
I2C Table: Byte Count Register
Byte 8
Pin #
Name
Control Function
Type
0
Bit 7
-
BC7
RW
-
Bit 6
-
Bit 5
-
Bit 4
-
Bit 3
-
Bit 2
-
Bit 1
-
BC6
Writing to this register
RW
-
BC5
will configure how
RW
-
BC4
many bytes will be read
RW
-
BC3
back, default is 0F = 15
RW
-
BC2
bytes.
RW
-
BC1
RW
-
Bit 0
-
BC0
RW
-
I2C Table: Watchdog Timer Register
Byte 9
Pin #
Name
Control Function
Type
0
Bit 7
-
RESERVED
RESERVED
RW
-
Bit 6
-
RESERVED
RESERVED
RW
-
Bit 5
-
RESERVED
RESERVED
RW
-
Bit 4
-
Bit 3
-
Bit 2
-
Bit 1
-
Bit 0
-
WD4
These bits represent
RW
-
WD3
X*290ms the watchdog
RW
-
WD2
timer will wait before it
RW
-
WD1
goes to alarm mode.
RW
-
Default is10X 290ms
WD0
=2.9seconds
RW
-
1
PWD
-
0
-
0
-
0
-
0
-
1
-
1
-
1
-
1
1
PWD
-
0
-
0
-
0
-
0
-
1
-
0
-
1
-
0
I2C Table: VCO Control Select Bit & WD Timer Control Register
Byte 10
Pin #
Name
Control Function
Bit 7
-
Bit 6
-
Bit 5
-
Bit 4
-
Bit 3
-
Bit 2
-
Bit 1
-
Bit 0
-
M/NEN
WDEN
WDFSEN
WD SS EN
WD MultSEL
WD FS2
WD FS1
WD FS0
M/N Programming
Enable
Watchdog Enable
WD Safe Frequency
Mode
Writing to these bit will
configure the safe
frequency configuration
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
Latched
Input
OFF
Latched
FS/Byte0
-
-
-
-
-
1
IIC Prog.
B(11:17)
ON
WD B10
b(4:0)
-
-
-
-
-
PWD
0
0
0
0
0
0
0
0
I2C Table: VCO Frequency Control Register
Byte 11
Pin #
Name
Control Function
Type
0
Bit 7
-
N Div8
N Divider Bit 8
RW
-
Bit 6
-
M Div6
The decimal
RW
-
Bit 5
-
M Div5
representation of M Div
RW
-
Bit 4
-
M Div4
(6:0) is equal to
RW
-
Bit 3
-
M Div3
reference divider value.
RW
-
Bit 2
-
Bit 1
-
Bit 0
-
M Div2
Default at power up =
RW
-
M Div1
latch-in or Byte 0 Rom
RW
-
M Div0
table.
RW
-
1
PWD
-
X
-
X
-
X
-
X
-
X
-
X
-
X
-
X
0641D—07/03/03
7