ICS8343-01 Datasheet, PDF (5/10 Pages) Integrated Circuit Systems – LOW SKEW, 1-TO-16 LVCMOS / LVTTL FANOUT BUFFER

Integrated
Circuit
Systems, Inc.
ICS8343-01
LOW SKEW, 1-TO-16
LVCMOS / LVTTL FANOUT BUFFER
TABLE 5B. AC CHARACTERISTICS, V_DD = 3.3V±5%, V_DD1 = V_DD2 = 2.5V±5%, TA = 0° TO 70°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
f_MAX
Output Frequency
t_pLH
Propagation Delay; NOTE 1
IJ 200MHz
2.0
tsk(o) Output Skew; NOTE 2, 4
Measured on rising edge @V_DDx/2
tsk(pp) Part-to-Part Skew; NOTE 3, 4
Measured on rising edge @V /2
DDx
t_R / t_F
Output Rise/Fall Time
20% to 80%
0.4
odc
Output Duty Cycle
IJ 133MHz
40
200
MHz
4.5
ns
250
ps
700
ps
1.0
ns
60
%
All parameters measured at f unless noted otherwise.
MAX
NOTE 1: Measured from V_DD/2 of the input to V_DDx/2 of the output.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_DDx/2.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load
conditions. Using the same type of inputs on each device, the outputs are measured at V_DDx/2.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
TABLE
5C.
AC
CHARACTERISTICS,
V
DD
=
V
DD2
=
3.3V±5%,
V
DD1
=
2.5V±5%,
TA
=
0°
TO
70°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
f_MAX
Output Frequency
200
tsk(o) Output Skew; NOTE 1
Measured on rising edge
@V_DDx/2
250
All parameters measured at f_MAX unless noted otherwise.
NOTE 1: Defined as skew across outputs at the same supply voltages within a bank, and with equal load conditions.
MHz
ps
TABLE 5D. AC CHARACTERISTICS, V_DD = V_DD1 = V_DD2 = 2.5V±5%, TA = 0° TO 70°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
f_MAX
Output Frequency
t_pLH
Propagation Delay; NOTE 1
IJ 200MHz
2.0
tsk(o) Output Skew; NOTE 2, 4
Measured on rising edge @V_DDx/2
tsk(pp) Part-to-Part Skew; NOTE 3, 4
Measured on rising edge @V_DDx/2
t_R / t_F
Output Rise/Fall Time
20% to 80%
0.4
odc
Output Duty Cycle
IJ 133MHz
40
133
MHz
4.0
ns
250
ps
1
ns
1.0
ns
60
%
All parameters measured at f_MAX unless noted otherwise.
NOTE 1: Measured from V_DD/2 of the input to V_DDx/2 of the output.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_DDx/2.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load
conditions. Using the same type of inputs on each device, the outputs are measured at V_DDx/2.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
8343AY-01
www.icst.com/products/hiperclocks.html
5
REV. B SEPTEMBER 16, 2004