ICS8523 Datasheet, PDF (2/13 Pages) Integrated Circuit Systems – LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVHSTL FANOUT BUFFER

Integrated
Circuit
Systems, Inc.
ICS8523
LOW SKEW, 1-TO-4
DIFFERENTIAL-TO-LVHSTL FANOUT BUFFER
TABLE 1. PIN DESCRIPTIONS
Number
Name
Type
Description
1
GND
Power
Power supply ground. Connect to ground.
Synchronizing clock enable. When HIGH, clock outputs follow clock
2
CLK_EN
Input
Pullup input. When LOW, Q outputs are forced low, nQ outputs are forced
high. LVCMOS / LVTTL interface levels.
Clock select input. When HIGH, selects differential PCLK, nPCLK
3
CLK_SEL
Input Pulldown inputs. When LOW, selects CLK, nCLK inputs.
LVCMOS / LVTTL interface levels.
4
CLK
Input Pulldown Non-inverting differential clock input.
5
nCLK
Input
Pullup Inverting differential clock input.
6
PCLK
Input Pulldown Non-inverting differential LVPECL clock input.
7
nPCLK
Input
Pullup Inverting differential LVPECL clock input.
8, 9
nc
Unused
No connect.
10
11, 12
V
DD
nQ3, Q3
Power
Output
Positive supply pin. Connect to 3.3V.
Differential output pair. LVHSTL interface levels.
13, 18
14, 15
V_DDO
nQ2, Q2
Power
Output
Output supply pins. Connect to 1.8V.
Differential output pair. LVHSTL interface levels.
16, 17
nQ1, Q1
Output
Differential output pair. LVHSTL interface levels.
19, 20
nQ0, Q0
Output
Differential output pair. LVHSTL interface levels.
NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol
C_IN
R_PULLUP
R_PULLDOWN
Parameter
CLK, nCLK
Input Capacitance PCLK, nPCLK
CLK_EN, CLK_SEL
Input Pullup Resistor
Input Pulldown Resistor
Test Conditions
Minimum Typical Maximum Units
4
pF
4
pF
4
pF
51
KΩ
51
KΩ
8523BG
www.icst.com/products/hiperclocks.html
2
REV. B JULY 31, 2001