English
Language : 

ICS932S200 Datasheet, PDF (1/12 Pages) Integrated Circuit Systems – Frequency Timing Generator for Dual Server/Workstation Systems
Integrated
Circuit
Systems, Inc.
ICS932S200
Frequency Timing Generator for Dual Server/Workstation Systems
General Description
The ICS932S200 is a dual CPU clock generator for
serverworks HE-T, HE-SL-T, LE-T chipsets for P III type
processors in a Dual-CPU system. Single ended CPU
clocks provide faster than 1.5V/ns transition times by
parallel connection of 2 CPU pins to each processor.
Spread Spectrum may be enabled by driving the
SPREAD# pin active. Spread spectrum typically
reduces system EMI by 8dB to 10dB. This simplifies
EMI qualification without resorting to board design
iterations or costly shielding. The ICS932S200 employs
a proprietary closed loop design, which tightly controls
the percentage of spreading over process and
temperature variations.
Key Specification:
• CPU Output Jitter: 150ps
• IOAPIC Output Jitter: 250ps
• 3V66, PCI Output Jitter: 250ps
• CPU Output Skew: <175ps
• PCI Output Skew: <500ps
• 3V66 Output Skew <250ps
• IOAPIC Output Skew <250ps
• CPU to 3V66 Output Offset: 0 - 1.5ns (CPU leads)
• CPU to PCI Output Offset: 1.5 - 4.0ns (CPU leads)
• CPU to APIC Output Offset: 1.5 - 4.0ns (CPU
leads)
Block Diagram
PLL2
48MHz
X1
XTAL
X2
OSC
PLL1
Spread
Spectrum
PD#
PCI_STOP#
CPU_STOP#
SPREAD#
SEL 133/100#
SEL0
SEL1
Control
Logic
Config.
Reg.
CPU
DIVDER
IOAPIC
DIVDER
PCI
DIVDER
Stop
3V66
DIVDER
REF (1:0)
2
CPUCLK (5:0)
6
IOAPIC (2:0)
3
PCICLK (4:0)
5
PCICLK_F
3V66 (1:0)
2
Features
• Generates the following system clocks:
- 6 CPU clocks ( 2.5V, 100/133MHz)
- 6 PCI clocks, including 1 free running(3.3V,
33MHz)
- 3 IOAPIC clocks (2.5V, 16.67MHz)
- 2 Fixed frequency 66MHz clocks(3.3V, 66MHz)
- 2 REF clocks(3.3V, 14.318MHz)
- 1 USB clock (3.3V, 48MHz)
• Efficient power management through PD#,
CPU_STOP# and PCI_STOP#.
• 0.5% typical down spread modulation on CPU, PCI,
IOAPIC and 3V66 output clocks.
• Uses external 14.318MHz crystal.
Pin Configuration
GND
1
REF0
2
REF1
3
VDD
4
X1
5
X2
6
GND
7
GND
8
PCICLK_F
9
VDD
10
PCICLK0
11
PCICLK1
12
GND
13
PCICLK2
14
PCICLK3
15
VDD
16
VDD
17
PCICLK4
18
GND
19
GND
20
GND
21
VDD
22
VDD
23
GND
24
3V66_0
25
3V66_1
26
VDD
27
SEL 133/100#
28
56
VDDL
55
IOAPIC2
54
IOAPIC1
53
IOAPIC0
52
GND
51
VDDL
50
CPUCLK5
49
CPUCLK4
48
GND
47
VDDL
46
CPUCLK3
45
CPUCLK2
44
GND
43
VDDL
42
CPUCLK1
41
CPUCLK0
40
GND
39
VDD
38
GND
37
PCI_STOP#
36
CPU_STOP#
35
PD#
34
SPREAD#
33
SEL1
32
SEL0
31
VDD
30
48MHz
29
GND
56-pin 300 mil SSOP
56-pin 240 mil TSSOP
0427C—07/03/02