English
Language : 

ICS1526 Datasheet, PDF (1/11 Pages) Integrated Circuit Systems – Video Clock Synthesizer
Integrated Circuit Systems
Preliminary Data Sheet
ICS1526
Video Clock Synthesizer
General Description
The ICS1526 is a low-cost, high-performance
frequency generator. It is suited to general purpose
phase controlled clock synthesis as well as
line-locked and genlocked high-resolution video
applications. Using ICS’s advanced low-voltage
CMOS mixed-mode technology, the ICS1526 is an
effective clock synthesizer that supports video
projectors and displays at resolutions from VGA to
beyond XGA.
The ICS1526 offers single-ended clock outputs to 200
MHz. The HSYNC_out, and VSYNC_out pins provide
the regenerated versions of the HSYNC and VSYNC
inputs synchronous to the CLK output.
The advanced PLL uses its internal programmable
feedback divider. The device is programmed by a
standard I2C-bus™ serial interface and is available in
a TSSOP16 package.
ICS1526 Functional Diagram
OSC
HSYNC
VSYNC
I2C
ICS1526
HSYNC_out
VSYNC_out
CLK
LOCK
Features
• Lead-free packaging (Pb-free)
• Low jitter (typical 27 ps short term jitter)
• Wide input frequency range
• 8 kHz to 100 MHz
• LVCMOS single-ended clock outputs
• Up to 200 MHz
• Uses 3.3 V power supply
• 5 Volt tolerant Inputs (HSYNC, VSYNC)
• Coast (ignore HSYNC) capability via VSYNC pin
• Industry standard I2C-bus programming interface
• PLL Lock detection via I2C or LOCK output pin
• 16-pin TSSOP package
Applications
• Frequency synthesis
• LCD monitors, video projectors and plasma displays
• Genlocking multiple video subsystems
Pin Configuration (16-pin TSSOP)
VSSD 1
SDA 2
SCL 3
VSYNC 4
HSYNC 5
VDDA 6
VSSA 7
OSC 8
16 VDDD
15 VSSQ
14 VSYNC_out
13 VDDQ
12 CLK
11 HSYNC_out
10 LOCK
9 I2CADR
MDS 1526 I
ICS reserves the right to make changes in the preliminary device data
identified in this publication without notice. ICS advises its customers
to obtain the latest version of all device data to verify that information
being relied upon is current and accurate.
Revision 020304