English
Language : 

IC41C16256 Datasheet, PDF (9/21 Pages) Integrated Circuit Solution Inc – 256Kx16 bit Dynamic RAM with EDO Page Mode
IC41C16256
IC41LV16256
AC CHARACTERISTICS (Continued)(1,2,3,4,5,6)
(Recommended Operating Conditions unless otherwise noted.)
Symbol
tACH
tOEH
tDS
tDH
tRWC
tRWD
tCWD
tAWD
tPC
tRASP
tCPA
tPRWC
tCOH
tOFF
tWHZ
tCLCH
tCSR
tCHR
tORD
tREF
tT
Parameter
-25
Min. Max.
Column-Address Setup Time to CAS
Precharge during WRITE Cycle
15 —
OE Hold Time from WE during
READ-MODIFY-WRITE cycle(18)
5—
Data-In Setup Time(15, 22)
0—
Data-In Hold Time(15, 22)
5—
READ-MODIFY-WRITE Cycle Time
65 —
RAS to WE Delay Time during
READ-MODIFY-WRITE Cycle(14)
35 —
CAS to WE Delay Time(14, 20)
17 —
Column-Address to WE Delay Time(14) 21 —
EDO Page Mode READ or WRITE
Cycle Time(24)
10 —
RAS Pulse Width in EDO Page Mode 25 100K
Access Time from CAS Precharge(15)
— 14
EDO Page Mode READ-WRITE
Cycle Time(24)
32 —
Data Output Hold after CAS LOW
5—
Output Buffer Turn-Off Delay from
CAS or RAS(13,15,19, 29)
3 15
Output Disable Delay from WE
3 15
Last CAS going LOW to First CAS
returning HIGH(23)
10 —
CAS Setup Time (CBR REFRESH)(30, 20) 5 —
CAS Hold Time (CBR REFRESH)(30, 21) 7 —
OE Setup Time prior to RAS during
HIDDEN REFRESH Cycle
0—
Refresh Period (512 Cycles)
—8
Transition Time (Rise or Fall)(2, 3)
1 50
-35
Min. Max.
15 —
8—
0—
6—
80 —
45 —
25 —
30 —
12 —
35 100K
— 21
40 —
5—
3 15
3 15
10 —
8—
8—
0—
—8
1 50
-50
Min. Max.
15 —
-60
Min. Max. Units
15 — ns
10 — 15 — ns
0—
0 — ns
8 — 10 — ns
125 — 140 — ns
70 — 80 — ns
34 —
42 —
20 —
36 — ns
49 — ns
25 — ns
50 100K
— 27
47 —
50 100K ns
— 34 ns
56 — ns
5—
3 15
5 — ns
3 15 ns
3 15
10 —
3 15 ns
10 — ns
10 —
10 —
0—
10 — ns
10 — ns
0 — ns
8—
1 50
8 — ms
1 50 ns
AC TEST CONDITIONS
Output load:
Two TTL Loads and 50 pF (Vcc = 5.0V ±10%)
One TTL Load and 50 pF (Vcc = 3.3V ±10%)
Input timing reference levels: VIH = 2.4V, VIL = 0.8V (Vcc = 5.0V ±10%);
VIH = 2.0V, VIL = 0.8V (Vcc = 3.3V ±10%)
Output timing reference levels: VOH = 2.0V, VOL = 0.8V (Vcc = 5V ±10%, 3.3V ±10%)
Integrated Circuit Solution Inc.
9
DR018-0C 04/23/2004