IC80C51 Datasheet, PDF (30/44 Pages) Integrated Circuit Solution Inc – CMOS SINGLE CHIP 8-BIT MICROCONTROLLER

IC80C51
IC80C31
OTHER INFORMATION
Reset
The reset input is the RST pin, which is the input to a
Schmitt Trigger.
A reset is accomplished by holding the RST pin high for at
least two machine cycles (24 oscillator periods), while the
oscillator is running. The CPU responds by generating an
internal reset, with the timing shown in Figure 17.
The external reset signal is asynchronous to the internal
clock. The RST pin is sampled during State 5 Phase 2 of
every machine cycle. The port pins will maintain their
current activities for 19 oscillator periods after a logic 1 has
been sampled at the RST pin; that is, for 19 to 31 oscillator
periods after the external reset signal has been applied to
the RST pin.
The internal reset algorithm writes 0s to all the SFRs except
the port latches, the Stack Pointer, and SBUF. The port
latches are initialized to FFH, the Stack Pointer to 07H, and
SBUF is indeterminate. Table 9 lists the SFRs and their
reset values.
Then internal RAM is not affected by reset. On power-up
the RAM content is indeterminate.
Table 9. Reset Values of the SFR's
SFR Name
PC
ACC
B
PSW
SP
DPTR
P0-P3
IP
IE
TMOD
TCON
TH0
TL0
TH1
TL1
SCON
SBUF
PCON
Reset Value
0000H
00H
00H
00H
07H
0000H
FFH
XX000000B
0X000000B
00H
00H
00H
00H
00H
00H
00H
Indeterminate
0XXX0000B
12 OSC. PERIODS
S5 S6 S1 S2 S3 S4 S5 S6 S1 S2 S3 S4 S5 S6 S1 S2 S3 S4
RST
SAMPLE
RST
SAMPLE
RST
INTERNAL RESET SIGNAL
ALE
PSEN
P0
INST ADDR INST ADDR
11 OSC. PERIODS
INST ADDR INST ADDR INST
19 OSC. PERIODS
ADDR
Figure 17. Reset Timing
S3-30
Integrated Circuit Solution Inc.
MC001-0B