X25256 Datasheet, PDF (2/17 Pages) IC MICROSYSTEMS – 5MHz SPI Serial E 2 PROM with Block Lock ™ Protection

X25256 – Preliminary Information
The X25256 utilizes Xicor’s proprietary Direct Write ^™
cell, providing a minimum endurance of 100,000 cycles
and a minimum data retention of 100 years.
PIN CONFIGURATION
8-Lead XBGA
HOLD 1
V_{CC 2}
SI ₃
SCK 4
8 S0
7 CS
6 ^VSS
5 WP
8-Lead SOIC
CS
SO
WP
1
8
2
7
3 ^{X25256 6}
VCC
HOLD
SCK
V
SS
4
5 SI
20-Lead TSSOP
CS
1
20
NC 2
19
SO ₃
18
NC 4
17
NC 5
16
NC
6 ^X25256 15
NC 7
14
WP 8
13
NC 9
12
V_SS
10
11
V
CC
NC
HOLD
NC
NC
NC
SCK
NC
NC
SI
PIN NAMES
Symbol
CS
SO
SI
SCK
WP
V_SS
V _CC
HOLD
NC
Description
Chip Select Input
Serial Output
Serial Input
Serial Clock Input
Write Protect Input
Ground
Supply Voltage
Hold Input
No Connect
PIN DESCRIPTIONS
Serial Output (SO)
SO is a push/pull serial data output pin. During a read
cycle, data is shifted out on this pin. Data is clocked out
by the falling edge of the serial clock.
Serial Input (SI)
SI is the serial data input pin. All opcodes, byte
addresses, and data to be written to the memory are
input on this pin. Data is latched by the rising edge of the
serial clock.
Serial Clock (SCK)
The Serial Clock controls the serial bus timing for data
input and output. Opcodes, addresses, or data present
on the SI pin are latched on the rising edge of the clock
input, while data on the SO pin change after the falling
edge of the clock input.
Chip Select (CS)
When CS is HIGH, the X25256 is deselected and the SO
output pin is at high impedance and unless an
internal write operation is underway, the X25256 will be in
the standby power mode. CS LOW enables the
X25256, placing it in the active power mode. It should be
noted that after power-up, a HIGH to LOW transition
on CS is required prior to the start of any operation.
Write Protect (WP)
When WP is LOW and the nonvolatile bit WPEN is “1”,
nonvolatile writes to the X25256 status register are dis-
abled, but the part otherwise functions normally. When WP
is held HIGH, all functions, including nonvolatile
writes operate normally. WP going LOW while CS is still
LOW will interrupt a write to the X25256 status reg-
ister. If the internal write cycle has already been initi-
ated, WP going LOW will have no affect on a write.
The WP pin function is blocked when the WPEN bit in the
status register is “0”. This allows the user to install
the X25256 in a system with WP pin grounded and still be
able to write to the status register. The WP pin func-
tions will be enabled when the WPEN bit is set “1”.
www.icmic.com
Characteristics subject to change without notice. 2 of 17