English
Language : 

H5TQ2G63BFR Datasheet, PDF (6/93 Pages) Hynix Semiconductor – 2Gb DDR3 SDRAM
H5TQ2G63BFR
1. DESCRIPTION
The H5TQ2G63BFR is a 2,147,483,648-bit CMOS Double Data Rate III (DDR3) Synchronous DRAM, ideally suited for the
main memory applications which requires large memory density and high bandwidth. Hynix 2Gb DDR3 SDRAMs offer fully
synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are
latched on the rising edges of the CK (falling edges of the CK), Data, Data strobes and Write data masks inputs are sam-
pled on both rising and falling edges of it.
The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.
1.1 Device Features and Ordering Information
1.1.1 FEATURES
• VDD=VDDQ=1.5V +/- 0.075V
• Fully differential clock inputs (CK, CK) operation
• Differential Data Strobe (DQS, DQS)
• On chip DLL align DQ, DQS and DQS transition with CK
transition
• DM masks write data-in at the both rising and falling
edges of the data strobe
• All addresses and control inputs except data,
data strobes and data masks latched on the
rising edges of the clock
• Programmable CAS latency 6, 7, 8, 9, 10, 11 , 12, 13
and 14 supported
• Programmable additive latency 0, CL-1, and CL-2
supported
• Programmable CAS Write latency (CWL) = 5, 6, 7, 8, 9
• 8banks
• Average Refresh Cycle (Tcase of 0 oC~ 95 oC)
- 7.8 µs at 0oC ~ 85 oC
- 3.9 µs at 85oC ~ 95 oC
• Auto Self Refresh supported
• JEDEC standard 96ball FBGA(x16)
• Driver strength selected by EMRS
• Dynamic On Die Termination supported
• Asynchronous RESET pin supported
• ZQ calibration supported
• Write Levelization supported
• On Die Thermal Sensor supported
• 8 bit pre-fetch
• Programmable burst length 4/8 with both nibble
sequential and interleave mode
• BL switch on the fly
1.1.2 ORDERING INFORMATION
Part No.
Power Supply
H5TQ2G63BFR-12C
H5TQ2G63BFR-11C
H5TQ2G63BFR-N0C
VDD/VDDQ=1.5V
Clock
Frequency
800MHz
900MHz
1.0GHz
Max Data
Rate
1.6Gbps/pin
1.8Gbps/pin
2.0Gbps/pin
Interface
Package
SSTL-15
96ball FBGA
Rev. 0.5 / Aug. 2010
6