HY5DU561622FLFP Datasheet, PDF (3/27 Pages) Hynix Semiconductor – 256Mb DDR SDRAM

HY5DU561622F(L)FP
DESCRIPTION
The HY5DU561622F(L)FP-xxI are a 268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited
for the main memory applications which requires large memory density and high bandwidth.
This Hynix 256Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the
clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data,
Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are inter-
nally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible
with SSTL_2.
FEATURES
• VDD, VDDQ = 2.5V +/- 0.2V for DDR200, 266, 333
VDD, VDDQ = 2.6V +0.1V / -0.2V for DDR400, 500
• All inputs and outputs are compatible with SSTL_2
interface
• Fully differential clock inputs (CK, /CK) operation
• Double data rate interface
• Source synchronous - data transaction aligned to
bidirectional data strobe (DQS)
• x16 device has two bytewide data strobes (UDQS,
LDQS) per each x8 I/O
• Data outputs on DQS edges when read (edged DQ)
Data inputs on DQS centers when write (centered
DQ)
• On chip DLL align DQ and DQS transition with CK
transition
• DM mask write data-in at the both rising and falling
edges of the data strobe
• All addresses and control inputs except data, data
strobes and data masks latched on the rising edges
of the clock
• Programmable CAS latency 2/2.5 (DDR200, 266,
333) and 3 (DDR400, 500) supported
• Programmable burst length 2/4/8 with both sequen-
tial and interleave mode
• Internal four bank operations with single pulsed
/RAS
• Auto refresh and self refresh supported
• tRAS lock out function supported
• 8192 refresh cycles/64ms
• 60 Ball FBGA Package Type
• Lead free (*ROHS Compliant)
ORDERING INFORMATION
OPERATING FREQUENCY
Part No.
Configuration Package
HY5DU561622F(L)FP-xxI*
16M x 16
60 Ball
FBGA
* xx means speed grade
** Lead-free product
*ROHS (Restriction Of Hazardous Substances)
Grade
- D5
- D43
-J
-K
-H
-L
Clock Rate
Remark
(CL-tRCD-tRP)
250MHz@CL3
DDR500 (3-3-3)
200MHz@CL3
DDR400B (3-3-3)
133MHz@CL2 166MHz@CL2.5 DDR333 (2.5-3-3)
133MHz@CL2 133MHz@CL2.5 DDR266A (2-3-3)
100MHz@CL2 133MHz@CL2.5 DDR266B (2.5-3-3)
100MHz@CL2
DDR200 (2-2-2)
Rev. 1.0 /Nov. 2007
3