English
Language : 

HY5DU561622FLFP Datasheet, PDF (20/27 Pages) Hynix Semiconductor – 256Mb DDR SDRAM
HY5DU561622F(L)FP
AC CHARACTERISTICS (note: 1 - 9 / AC operating conditions unless otherwise noted)
Parameter
Symbol
DDR500
Min Max
DDR400B
Min Max
DDR333
Min Max
DDR266A
Min Max
DDR266B
Min Max
DDR200 UN
Min Max IT
Row Cycle Time
tRC
50
-
55
-
60
-
65
-
65
-
70
- ns
Auto Refresh Row Cycle
Time
tRFC
70
-
70
-
72
-
75
-
75
-
80
- ns
Row Active Time
tRAS
35 70K 40 70K 42 70K 45 120K 45 120K 50 120K ns
Active to Read with
Auto Precharge Delay
tRAP
tRCD or
tRASmin
-
tRCD or
tRASmin
-
tRCD or
tRASmin
-
tRCD or
tRASmin
-
tRCD or
tRASmin
-
tRCD or
tRASmin
-
ns
Row Address to Column
Address Delay
tRCD
16
-
15
-
18
-
20
-
20
-
20
- ns
Row Active to Row
Active Delay
tRRD
8
-
10
-
12
-
15
-
15
-
15
- ns
Column Address to
Column Address Delay
tCCD
1
-
1
-
1
-
1
-
1
-
1
- tCK
Row Precharge Time
tRP
16
-
15
-
18
-
20
-
20
-
20
- ns
Write Recovery Time
tWR
15
-
15
-
15
-
15
-
15
-
15
- ns
Internal Write to Read
Command Delay
tWTR
2
-
2
-
1
-
1
-
1
-
1
- tCK
Auto Precharge Write
Recovery + Precharge
Time22
(tWR/tCK)
(tWR/tCK)
(tWR/tCK)
(tWR/tCK)
(tWR/tCK)
(tWR/tCK)
tDAL
+
-
+
-
+
-
+
-
+
-
+
- tCK
(tRP/tCK)
(tRP/tCK)
(tRP/tCK)
(tRP/tCK)
(tRP/tCK)
(tRP/tCK)
System
CL = 3
Clock Cycle CL = 2.5 tCK
Time24
CL = 2
5
10
5
10
-
-
-
-
-
-
-
- ns
6
12
6
12
6
12 7.5 12 7.5 12 8.0 12 ns
7.5 12 7.5 12 7.5 12 7.5 12 10 12 10 12 ns
Clock High Level Width tCH 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 tCK
Clock Low Level Width tCL 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 tCK
Data-Out edge to Clock
edge Skew
tAC
-0.65 0.65 -0.7 0.7 -0.7 0.7 -0.75 0.75 -0.75 0.75 -0.75 0.75 ns
DQS-Out edge to Clock
edge Skew
tDQSCK
-0.55
0.55
-0.55
0.55
-0.6
0.6 -0.75 0.75 -0.75 0.75 -0.75 0.75 ns
DQS-Out edge to Data-
Out edge Skew21
tDQSQ
- 0.35 -
0.4
- 0.45 -
0.5
-
0.5
-
0.6 ns
Data-Out hold time
from DQS20
tQH
tHP
-tQHS
-
tHP
-tQHS
-
tHP
-tQHS
-
tHP
-tQHS
-
tHP
-tQHS
-
tHP
-tQHS
- ns
Clock Half Period19,20
tHP
min
-
min
-
min
-
min
-
min
-
min
- ns
(tCL,tCH)
(tCL,tCH)
(tCL,tCH)
(tCL,tCH)
(tCL,tCH)
(tCL,tCH)
Data Hold Skew
Factor20
tQHS
-
0.5
-
0.5
- 0.55 - 0.75 - 0.75 - 0.75 ns
Valid Data Output
Window
tDV tQH-tDQSQ tQH-tDQSQ tQH-tDQSQ tQH-tDQSQ tQH-tDQSQ tQH-tDQSQ ns
Rev. 1.0 /Nov. 2007
20