HDMP-1636A Datasheet, PDF (15/18 Pages) Agilent(Hewlett-Packard) – Gigabit Ethernet and Fibre Channel SerDes ICs

15
TRx I/O Definition (cont’d.)
Name
RX[0]
RX[1]
RX[2]
RX[3]
RX[4]
RX[5]
RX[6]
RX[7]
RX[8]
RX[9]
RXCAP0
RXCAP1
SIG_DET
TX[0]
TX[1]
TX[2]
TX[3]
TX[4]
TX[5]
TX[6]
TX[7]
TX[8]
TX[9]
TXCAP1
TXCAP0
V_CC
*V_CC
V_CC_RXA
V_CC_RXTTL
V_CC_TXA
V_CC_TXECL
V_CC_TXHS
Pin
45
44
43
41
40
39
38
36
35
34
48
49
26
2
3
4
6
7
8
9
11
12
13
16
17
20,
23,28
57,59
5,
10,53
55
50
29
37
42
18
60
63
Type
O-TTL
C
O-TTL
I-TTL
C
S
S
S
S
S
S
Signal
Data Outputs: One 10 bit data byte. RX[0] is the first bit received.
RX[0] is the least significant bit. When there is a loss of input signal at
± DIN, these outputs are held static at logic 1. Refer to SIG_DET (pin 26)
pin definition for more details.
Loop Filter Capacitor: A loop filter capacitor for the internal PLL must
be connected across the RXCAP0 and RXCAP1 pins. (typical value = 0.1 µF).
Signal Detect: Indicates a loss of signal on the high-speed differential inputs,
± DIN, as in the case where the transmission cable becomes disconnected.
If ± DIN >= 200 mV peak-to-peak, SIG_DET = logic 1.
If ± DIN < 200 mV and ± DIN > 50 mV, SIG_DET = undefined.
If ± DIN <= 50 mV, SIG_DET = logic 0.
RX[0:9] = 1111111111.
Data Inputs: One 10 bit, 8B/10B-encoded data byte. TX[0] is the first
bit transmitted. TX[0] is the least significant bit.
Loop Filter Capacitor: A loop filter capacitor must be connected across
the TXCAP1 and TXCAP0 pins (typical value = 0.1 µF).
Logic Power Supply: Normally 3.3 volts. Used for internal TX and RX
PECL logic. It should be isolated from the noisy TTL supply as well as
possible.
This pin is bonded to an isolated pad and has no functionality. However,
it is recommended that this pin be connected to V_CC in order to conform
with the X3T11 “10-bit specification,” and to help dissipate heat.
Analog Power Supply: Normally 3.3 volts. Used to provide a clean
supply line for the PLL and high-speed analog cells.
TTL Power Supply: Normally 3.3 volts. Used for all TTL receiver output
buffer cells.
Analog Power Supply: Normally 3.3 volts. Used to provide a clean
supply line for the PLL and high-speed analog cells.
High-Speed ECL Supply: Normally 3.3 volts. Used only for the last stage
of the high-speed transmitter output cell (HS_OUT) as shown in
Figure 10. Due to high current transitions, this V_CC should be well
bypassed to a ground plane.
High-Speed Supply: Normally 3.3 volts. Used by the transmitter side for the
high-speed circuitry. Noise on this line should be minimized for best operation.