English
Language : 

GS81314PD19GK-933I Datasheet, PDF (5/39 Pages) GSI Technology – Burst of 4 Single-Bank ECCRAM
GS81314PD19/37GK-933/800
Symbol
ZQ
RCS
MZT
PZT[1:0]
VDD
VDDQ
VREF
VSS
TCK
TMS
TDI
TDO
MCH
MCL
NC
NUI
NUO
Description
Driver / ODT Impedance Control Resistor Input — Must be connected to VSS through an external resistor
RQ to program driver and ODT impedances.
Current Source Resistor Input — Must be connected to VSS through an external 2K resistor to provide
an accurate current source for the PLL.
ODT Mode Select — Sets the default ODT state globally for all input groups during power-up and reset.
Must be tied High or Low.
MZT = 0: disables ODT on all input groups, regardless of PZT[1:0].
MZT = 1: enables ODT on select input groups, as specified by PZT[1:0].
Note: The ODT state for each input group can be changed at any time via the Configuration Registers.
ODT Configuration Select — Set the default ODT state for various combinations of input groups during
power-up and reset, when MZT = 1. Must be tied High or Low.
PZT[1:0] = 00: enables ODT on write data only.
PZT[1:0] = 01: enables ODT on write data and input clocks.
PZT[1:0] = 10: enables ODT on write data, address, and control.
PZT[1:0] = 11: enables ODT on write data, input clocks, address, and control.
Note: The ODT state for each input group can be changed at any time via the Configuration Registers.
Core Power Supply
I/O Power Supply
Input Reference Voltage — Input buffer reference voltage.
Ground
JTAG Clock — Weakly pulled Low internally.
JTAG Mode Select — Weakly pulled High internally.
JTAG Data Input — Weakly pulled High internally.
JTAG Data Output
Must Connect High — May be tied to VDDQ directly or via a 1k resistor.
Must Connect Low — May be tied to VSS directly or via a 1k resistor.
No Connect — There is no internal chip connection to these pins. They may be left unconnected, or tied/
driven High or Low.
Not Used Input — There is an internal chip connection to these input pins, but they are unused by the
device. They are pulled High internally. They may be left unconnected or tied/driven High. They should not
be tied/driven Low.
Not Used Output — There is an internal chip connection to these output pins, but they are unused by the
device. The drivers are tri-stated internally. They should be left unconnected.
Type
Input
Input
Input
Input
—
—
—
—
Input
Input
Input
Output
Input
Input
—
Input
Output
Rev: 1.02 3/2016
5/39
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2015, GSI Technology