GS81314PD19GK-933I Datasheet, PDF (13/39 Pages) GSI Technology – Burst of 4 Single-Bank ECCRAM

GS81314PD19/37GK-933/800
LBKE
0
1
0
Loopback Mode Enable
Disable Loopback Mode
Enable Loopback Mode
POR/RST Default
LBK[1:0]
00
01
10
11
00
Loopback Mode Select
XOR Loopback Mode, input group #1
XOR Loopback Mode, input group #2
INV Loopback Mode, input group #1
INV Loopback Mode, input group #2
POR/RST Default
Note: In the ODT Control register bit definitions below, MZT and PZT[1:0] pins set the default state of the register bits at power-up
and whenever RST is asserted High. The register bits can then be overwritten (via Register Write Mode), while RST is de-asserted
Low, to change the state of the feature controlled by the register bits.
Input Clock ODT Control
CKZT
KDZT
0
1
0, if MZT = 0 or PZT0 = 0
1, if MZT = 1 and PZT0 = 1
disabled
enabled: PU = 0.3*RQ
POR/RST Default
Address & Control ODT Control
AZT
CZT
0
1
0, if MZT = 0 or PZT1 = 0
1, if MZT = 1 and PZT1 = 1
disabled
enabled: PU = 0.3*RQ
POR/RST Default
Write Data ODT Control
DZT
0
1
0, if MZT = 0
1, if MZT = 1
disabled
enabled: PU = 0.3*RQ
POR/RST Default
Rev: 1.02 3/2016
13/39
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2015, GSI Technology