English
Language : 

MC9S08LG32 Datasheet, PDF (14/47 Pages) Freescale Semiconductor, Inc – 8-bit HCS08 Central Processor Unit (CPU)
Electrical Characteristics
Table 8. DC Characteristics (continued)
Num C
Characteristic
Symbol
Min
Typ1
Max Unit
14 D DC injection
Single pin limit
current 5, 6, 7
Total MCU limit, includes sum of
VIN < VSS, VIN > all stressed pins
VDD
IIC
—
—
2
mA
—
—
25
mA
15 C Input Capacitance, all non-supply pins
CIn
—
—
8
pF
16 C RAM retention voltage
VRAM
2
—
—
V
17 P POR rearm voltage
18 D POR rearm time
VPOR
0.9
tPOR
10
1.4
2.0
V
—
—
μs
19 P Low-voltage detection threshold — high range
VLVD1
VDD falling
3.9
VDD rising
4.0
V
4.0
4.1
4.1
4.2
20 P Low-voltage detection threshold — low range
VLVD0
V
VDD falling
2.48
2.56
2.64
VDD rising
2.54
2.62
2.70
21 P Low-voltage warning threshold — high range 1
VLVW3
VDD falling
4.5
VDD rising
4.6
V
4.6
4.7
4.7
4.8
22 P Low-voltage warning threshold — high range 0
VLVW2
VDD falling
4.2
VDD rising
4.3
V
4.3
4.4
4.4
4.5
23 P Low-voltage warning threshold — low range 1
VLVW1
V
VDD falling
2.84
2.92
3.00
VDD rising
2.90
2.98
3.06
24 P Low-voltage warning threshold — low range 0
VLVW0
V
VDD falling
2.66
2.74
2.82
VDD rising
2.72
2.80
2.88
25 P Low-voltage inhibit reset/recover hysteresis
Vhys
—
—
mV
5V
100
3V
60
1 Typical values are measured at 25 °C. Characterized, not tested
2 Measured with VIn = VDD or VSS.
3 Measured with VIn = VSS.
4 Measured with VIn = VDD.
5 All functional non-supply pins, except for PTC6 are internally clamped to VSS and VDD.
6 Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate
resistance values for positive and negative clamp voltages, then use the larger of the two values.
7 Power supply must maintain regulation within operating VDD range during instantaneous and operating maximum current
conditions. If the positive injection current (VIn > VDD) is greater than IDD, the injection current may flow out of VDD and could
result in external power supply going out of regulation. Ensure that external VDD load will shunt current greater than maximum
injection current. This will be the greatest risk when the MCU is not consuming power. For instance, if no system clock is
present, or if clock rate is very low (which would reduce overall power consumption).
MC9S08LG32 Series Data Sheet, Rev. 4
14
Freescale Semiconductor
Preliminary - Subject to Change Without Notice