MC9S12DT128 Datasheet, PDF (124/142 Pages) Freescale Semiconductor, Inc – Device User Guide

Device User Guide — 9S12DT128DGV2/D V02.15
0
1
t_min1
t_nom
t_max1
2
3
t_minN
t_maxN
N-1
N
Figure A-4 Jitter Definitions
The relative deviation of t_nom is at its maximum for one clock period, and decreases towards zero for larger
number of clock periods (N).
Defining the jitter as:
J(N)
=

max_

1 – ^t-N-m-----_â‹^a---t^x-_n--⁽--_o-N--_m--⁾- ,
1
–
N-t--^m---⋅^-i--nt--_n^-(--_o^-N---_m^-)-



For N < 100, the following equation is a good fit for the maximum jitter:
J(N)
=
---j-¹---
N
+
j₂
J(N)
15
10
20
N
Figure A-5 Maximum bus clock jitter approximation
124
Freescale Semiconductor