English
Language : 

FXMA2102 Datasheet, PDF (7/16 Pages) Fairchild Semiconductor – Dual Supply, 2-Bit Voltage Translator / Buffer / Repeater / Isolator for I2C Applications
Buffer / Repeater Performance
The FXMA2102 dynamic drivers have enough current
sourcing capability to drive a 400 pF capacitive bus.
This is beneficial for instances when an I2C buffer /
repeater is required. The I2C specification stipulates a
maximum bus capacitance of 400 pF. If an I2C segment
exceeds 400 pF, an I2C buffer / repeater is required to
split the segment into two segments, each of which is
less than 400 pF. Figure 5 is a scope shot of an
FXMA2102 driving a lumped load of 600 pF. Notice the
(30% - 70%) rise time is only 112 ns (RPU = 2.2 K). This
is well below the maximum edge rate of 300 ns. Not only
does the FXMA2102 drive 400 pF, but it also provides
excellent headroom below the I2C specification
maximum edge rate of 300 ns.
VOL vs. IOL
The I2C specification mandates a maximum VIL (IOL of
io3sfma1A.m6)5aosVfteVarCnCodn•a0ths.3elaaAvnepdooanrtmtohafexaIinm2CIu2mtCraVtnrasOlnLasotolfart0oB.r4pwVoi.trhtIfwathitVehCreaC
VCC of 3.3 V, the maximum VIL of the master is (1.65 V x
0.3) 495 mV. The slave could legally transmit a valid
logic LOW of 0.4 V to the master.
If the I2C translator’s channel resistance is too high, the
voltage drop across the translator could present a VIL to
the master greater than 495 mV. To complicate matters,
the I2C specification states that 6 mA of IOL is
recommended for bus capacitances approaching
400
I2C
ptrFa.nsMlaotroer.IOTLhiencrIe2Caseasppthliceavtioolntagbeenderfoitps
across
when
the
I2C
translators exhibit low VOL performance. Figure 6 depicts
typical FXMA2102 VOL performance vs. the competition,
given a 0.4 V VIL.
Figure 6. VOL vs. IOL
© 2010 Fairchild Semiconductor Corporation
FXMA2102 • Rev. 1.0.5
7
www.fairchildsemi.com