English
Language : 

GTLP10B320 Datasheet, PDF (3/12 Pages) Fairchild Semiconductor – 10-Bit LVTTL/GTLP Transceiver with Split LVTTL Port and Feedback Path
Functional Tables
I/O Path: SEL = 1 (External Feedback Path) (Note 2)
Inputs
OEB OEC SAB SBC LECLKAB LECLKBC
Mode
An
(AB)
0
1
0
X
↑
X
Register
L
0
1
0
X
↑
X
Register
H
0
1
0
X
L
X
Register
L
0
1
0
X
L
X
Register
H
0
1
1
X
↓
X
Latch
L
0
1
1
X
H
X
Buffer
L
0
1
1
X
↓
X
Latch
H
0
1
1
X
H
X
Buffer
H
1
1
X
X
X
X
High Impedance X
Note 1: Output level before the indicated steady state input conditions were established.
Note 2: The data flow of B-to-C is similar except that OEC, SBC and LECLKBC are used.
Outputs
Cn
Bn
X
L
X
H
X
B0 (Note 1)
X
B0 (Note 1)
X
L
X
L
X
H
X
H
X
Z
Internal Feedback Path: SEL = 0 (Internal Feedback Path) (Note 3)
Inputs
Outputs
OEB OEC SAB SBC LECLKAB LECLKBC
Mode
An
Bn
Cn
(AB/BC)
0
0
0
0
↑
↑
Register/Register L
L
L
0
0
0
0
↑
↑
Register/Register H
H
H
0
0
0
0
L
0
0
0
0
↑
0
0
0
0
↑
0
0
0
0
L
0
0
0
1
↑
↑
Register/Register X B0 (Note 4) B0 (Note 4)
L
Register/Register L
L
B0 (Note 4)
L
Register/Register H
H
B0 (Note 4)
L
Register/Register X B0 (Note 4) B0 (Note 4)
↓
Register/Latch
L
L
L
0
0
0
1
↑
H
Register/Buffer
L
L
L
0
0
0
1
↑
↓
Register/Latch
H
H
H
0
0
0
1
↑
H
Register/Buffer
H
H
H
0
0
0
1
L
0
0
0
1
L
0
0
0
1
L
0
0
1
0
↓
↓
Register/Latch
X B0 (Note 4) B0 (Note 4)
H
Register/Buffer
X B0 (Note 4) B0 (Note 4)
L
Register/Latch
X B0 (Note 4) B0 (Note 4)
↑
Latch/Register
L
L
L
0
0
1
0
↓
↑
Latch/Register
H
H
H
0
0
1
0
↓
0
0
1
0
↓
0
0
1
0
H
L
Latch/Register
L
L
Latch/Register
H
↑
Buffer/Register
L
L
B0 (Note 4)
H
B0 (Note 4)
L
L
0
0
1
0
H
↑
Buffer/Register
H
H
H
0
0
1
0
L
0
0
1
1
↓
L
Latch/Register
X B0 (Note 4) B0 (Note 4)
↓
Latch/Latch
L
L
L
0
0
1
1
↓
↓
Latch/Latch
H
H
H
0
0
1
1
H
H
Buffer/Buffer
L
L
L
0
0
1
1
H
H
Buffer/Buffer
H
H
H
1
1
X
X
X
X
High Impedance X
Z
Z
Note 3: Function identical for SEL = 1 if timing requirements for propagation delay to output and set-up to LECLKBC are met at B Port.
Note 4: Output level before the indicated steady state input conditions were established.
3
www.fairchildsemi.com