|
XR68C681J-F Datasheet, PDF (52/75 Pages) Exar Corporation – CMOS Dual Channel UART(DUART) | |||
|
◁ |
XR68C681
( ' ' (% (
- %((G$ $
++'
%(%%(
+ ' ' (%
(%
+ (%$ (
Figure 24
$ Figure 26
MR2n[3:0] - Stop Bit Length
(% ( +($ -% $(
+ % (%
$$ '
%($ ' ' (
$(
+ ./ ( (
$ ./ ( (%" (
(
'
% + ./ (% '
-$ + ' '
- % + /" @
$ < (% 6 ( ' '" % (
$(
'
-$ + ./ ( (%
#+
!
! ''3 (% -$ +
%(
''3 5
"
M1N J %'% % ( $(
+
( (
$
M1N J %'% $(
+ (
(% +
%(%%(
'(
& ' '3% + 3 '
$((
'
+ +(% % ( (%"
( ( + % $
(& ( (% %$ -$%% + -$
%($ % (
- #+ '( $%
%
H3I H 2I 2 (% +--$ (
%
-(%
G.4 Status Register, SRn
%% -(% ($% % ( %%
9
$ 9 '(
$
%( # %"
%'(&K
$ %% ($ , (
% + C(& + '(
+ $ &
'( # %% (
$('% %+ (
$
%&%%
$ % , ' '3
$ % (+
%( (% &
$. (% $& + $ +
, # %% (
$('% % (
$('
9 % ' '" (' (% ((
- $
& ," (% +
$ (
' + '((
-
&
' '% (
%(
$
'( # %% (
$('% '$ (
( + %% -(%
( + %% -(% % % +
& $ '(
% (+ + %
-(%
$ $(%'%%(
+ ' ( +%4
Bit 7
Received
Break
J 8
J E%
Bit 6
Framing
Error
J 8
J E%
Bit 5
Parity Error
J 8
J E%
Bit 4
Overrun
Error
J 8
J E%
Bit 3
TXEMT
J 8
J E%
Bit 2
TXRDY
J 8
J E%
Bit 1
FFULL
J 8
J E%
Table 19. The Bit Format of the Status Registerâs SRA and SRB
Bit 0
RXRDY
J 8
J E%
SRn[7] Received Break
(% ( (
$('%
G ' ' +
-$ ' '
- % '($ (
% (
& %(
- # %((
(% ''($
3 (% '($
$$((
%+% (
#
(
(($
( 5 (
% 3(
- % +
% + ( ( (% (% $+(
$ % %''%%(
$-% + (
!
! ''3
A
(% ( (% %" '
.% H9
802 #8 *2
7
I ( (
# (% % ( (
# (% % %
$ + 3 '
$((
" % $+(
$ " (%
$'$
' (.% 3 $' -(' '
$' 3% -(
(
($$ + ' ' 9" 3 %
%(%
(
$ +
! ' ' ( (
$ + (
$'$
#+ $ + '
%
%
H 'I $" (% (
& (% ' '
+ 9 (% ( ( '$ (+ 5
(
(% - -(' H (- I " (
!
' '
#+ H2I $ %
% H*'3I $"
(%
("
' % ( (
%%$
( H22
2
I '
$ %
(
3$ %
% Table 2
SRn[6] Framing Error
(
- '(
+ ' ' (%"
$
&
%%'($ (& (" '( ( ' '3 + H3I
'
$((
(( +(
- % $ (& (
(% H3I '
$((
(% , ( #+ '( $%
6
|
▷ |