XR16M681 Datasheet, PDF (46/51 Pages) Exar Corporation – 1.62V TO 3.63V UART WITH 32-BYTE FIFO AND VLIO INTERFACE

XR16M681
1.62V TO 3.63V UART WITH 32-BYTE FIFO AND VLIO INTERFACE
FIGURE 19. RECEIVE READY & INTERRUPT TIMING [NON-FIFO MODE]
RX
Start
Bit
D0:D7
Stop
Bit
D0:D7
T_SSR
T_SSR
1 Byte
1 Byte
INT
in RHR
in RHR
T_SSR
T_SSR
RXRDY#
Active
Data
Ready
T_RR
Active
Data
Ready
T_RR
IOR#
(Reading data
out of RHR)
REV. 1.0.1
D0:D7
T_SSR
1 Byte
in RHR
T_SSR
Active
Data
Ready
T_RR
RXNFM
FIGURE 20. TRANSMIT READY & INTERRUPT TIMING [NON-FIFO MODE]
TX
(Unloading)
IER[1]
enabled
Start
Bit
D0:D7
Stop
Bit
ISR is read
D0:D7
ISR is read
INT*
T_WRI
TXRDY#
T_WRI
T_SRT
T_SRT
T_WRI
D0:D7
ISR is read
T_SRT
T_WT
T_WT
IOW#
(Loading data
into THR)
*INT is cleared when the ISR is read or when data is loaded into the THR.
T_WT
TXNonFIFO
46