XRD9818 Datasheet, PDF (13/28 Pages) Exar Corporation – 3-CHANNEL 16-BIT LINEAR CCD/CIS SENSOR SIGNAL PROCESSOR

xr
XRD9818
3-CHANNEL 16-BIT LINEAR CCD/CIS SENSOR SIGNAL PROCESSOR
REV. 1.0.1
MODE 2 REGISTER SETTINGS
D9
D8
D7 D6 D5 D4
PD
OE
N/A N/A N/A N/A
0* → Normal Opera- 0* → Normal Oper-
tion
ation
1 → PWR Down
1 → Data bus
tri-stated
Not
used
Not
used
Not
used
Not
used
D3
L_POL
0*→ Non-
Inverted
1 → Inverted
D2
ADC_POL
0*→ Non-
Inverted
1 → Inverted
D1
B_POL
0*→ Non-
Inverted
1 → Inverted
D0
V_POL
0*→ Non-
Inverted
1 → Inverted
* Power-on default lt value
PD - Power Down. Does not affect the internal register settings but does power down the entire part
excluding the serial interface. There will be some power up settling time required to
reestablish the ADC reference, CAPP and CAPN, voltages.
OE - Output Enable. Tristate control for the output data bus.
L_POL - LCLMP input polarity select. (Noninverting pol ⇒ active high, inverted pol ⇒ active low)
ADC_POL - ADCLK polarity select. (Noninverting pol ⇒ begins high, inverted pol ⇒ begins low)
B_POL - BSAMP polarity select. (Noninverting pol ⇒ active high, inverted pol ⇒ active low)
V_POL - VSAMP polarity select. (Noninverting pol ⇒ active high, inverted pol ⇒ active low)
3.4 BSAMP Delay Register
The BSAMP Delay register controls the internal delays added to the leading and the trailing edges of the
BSAMP timing signal. The width and position of the BSAMP pulse can be adjusted through the leading and
trailing edge delay settings. This is useful to match the sampling requirements of the incoming CCD waveform.
BSAMP DELAY REGISTER SETTINGS
D9
D8
D7
D6
D5
D4
D3
D2
D1
BL[4]
BL[3]
BL[2]
BL[1]
BSAMP Leading edge delay
00000* → 0ns
00001 → 1ns
…
11110 → 30ns
11111 → 31ns
BL[0]
BT[4]
BT[3]
BT[2]
BT[1]
BSAMP Trailing edge delay
00000* → 0ns
00001 → 1ns
…
11110 → 30ns
11111 → 31ns
* Power-on default value
BL[4:0] - Sets the amount of delay added to the leading edge of BSAMP.
BT[4:0] - Sets the amount of delay added to the trailing edge of BSAMP.
D0
BT[0]
13