W77L532A Datasheet, PDF (76/88 Pages) List of Unclassifed Manufacturers – 8-BIT MICROCONTROLLER

W77L532A
MOVX CHARACTERISTICS USING STRECH MEMORY CYCLES
PARAMETER
SYMBOL
VARIABLE
CLOCK MIN.
VARIABLE
CLOCK MAX.
UNITS STRECH
Data Access ALE Pulse Width
Address Hold After ALE Low for
MOVX write
RD Pulse Width
WR Pulse Width
RD Low to Valid Data In
Data Hold after Read
Data Float after Read
tLLHL2
tLLAX2
tRLRH
tWLWH
tRLDV
tRHDX
tRHDZ
1.5tCLCL - 5
2.0tCLCL - 5
0.5tCLCL - 5
2.0tCLCL - 5
tMCS - 10
2.0tCLCL - 5
tMCS - 10
0
ALE Low to Valid Data In
tLLDV
Port 0 Address to Valid Data In
ALE Low to RD or WR Low
tAVDV1
tLLWL
0.5tCLCL - 5
1.5tCLCL - 5
nS
nS
nS
nS
2.0tCLCL - 20
nS
tMCS - 20
nS
tCLCL - 5
nS
2.0tCLCL - 5
2.5tCLCL - 5
nS
tMCS + 2tCLCL - 40
3.0tCLCL - 20
nS
2.0tCLCL - 5
0.5tCLCL + 5
nS
1.5tCLCL + 5
tMCS = 0
tMCS>0
tMCS = 0
tMCS>0
tMCS = 0
tMCS>0
tMCS = 0
tMCS>0
tMCS = 0
tMCS>0
tMCS = 0
tMCS>0
tMCS = 0
tMCS>0
tMCS = 0
tMCS>0
Port 0 Address to RD or WR
Low
tAVWL
tCLCL - 5
2.0tCLCL - 5
tMCS = 0
nS
tMCS>0
Port 2 Address to RD or WR
Low
Data Valid to WR Transition
Data Hold after Write
tAVWL2
tQVWX
tWHQX
1.5tCLCL - 5
2.5tCLCL - 5
-5
1.0tCLCL - 5
tCLCL - 5
2.0tCLCL - 5
tMCS = 0
nS
tMCS>0
tMCS = 0
nS
tMCS>0
tMCS = 0
nS
tMCS>0
RD Low to Address Float
RD or WR high to ALE high
tRLAZ
tWHLH
0
1.0tCLCL - 5
0.5tCLCL - 5
10
1.0tCLCL + 5
nS
tMCS = 0
nS
tMCS>0
Note: tMCS is a time period related to the Stretch memory cycle selection. The following table shows the time period of tMCS
for each selection of the Stretch value.
- 76 -