RFM219SW Datasheet, PDF (32/35 Pages) List of Unclassifed Manufacturers – Wireless Alarm and Security Systems

RFM219SW
Register Bit RW
Bit Name
Table 25. OP_CTRL
Descriptions
This allows the user to read out the chip operating state.
7:5
OP_CTRL
(0x47)
000: PUP state.
001: SLEEP state (Default).
010: STBY state.
r OP_STATUS<4:0> 011: TUNE state.
100: RX state.
101: EEPROM state.
Normally after the POR and power-up sequence, the chip stays in the
SLEEP state. If the POR is failed, the chip stays in the PUP state. The
user is not able to switch to chip to the PUP state in normal operation.
This allows the user to switch the chip operating states.
00001: go_eeprom command, switch to EEPROM state.
10000: go_sleep command, switch to SLEEP state.
4:0 r/w OP_SWITCH<4:0> 00010: go_stby command, switch to STBY state.
00100: go_tune command, switch to TUNE state.
01000: go_rx command, switch to RX state.
Setting this register to any values other than the following 5 values will
not take any effect.
Table 26. SOFTRST
Register Bit RW
Bit Name
SOFTRST
0x3F w SOFT_RST<7:0>
(0x4F)
Descriptions
Writing 0xFF into this register will generate a soft_reset command to the
device. Setting this register to any values other than 0xFF will not take
any effect. The soft reset has the same effect of POR. After the soft
reset, the chip will go through the power-up sequence and then enter the
SLEEP Mode. After soft resetting the chip, the MCU shall wait 10 ms
before performing any other controls to the chip.
E-mail:[e-mail]
Rev 1.0 | Page 32/35
www.hoperf.com