PT7A4410 Datasheet, PDF (31/34 Pages) List of Unclassifed Manufacturers – T1/E1/OC3 System Synchronizer

Data Sheet
PT7A4410/4410L
T1/E1/OC3 System Synchronizer
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
2.048MHz Input Jitter Tolerance
Table 23. 2.048MHz Input Jitter Tolerance
Sym
Descr iption
Test Conditions*
Min Typ Max Units
Jitter Tolerance for 1Hz Input
150
UIpp
Jitter Tolerance for 5Hz Input
140
UIpp
Jitter Tolerance for 20Hz Input
130
UIpp
Jitter Tolerance for 300Hz Input
50
UIpp
Jitter Tolerance for 400Hz Input
1-3,8,9-14,21,22,24-26,30 40
UIpp
Jitter Tolerance for 700Hz Input
20
UIpp
Jitter Tolerance for 2400Hz Input
5
UIpp
Jitter Tolerance for 10kHz Input
1
UIpp
Jitter Tolerance for 100kHz Input
* Refer to the Test Conditions on Page 32 for details.
1
UIpp
OSCi 20MHz Master Clock Input
Table 24. OSCi 20MHz Master Clock Input
Sym
Descr iption
Tolerance
Duty Cycle
Rising Time
Falling Time
* Refer to the Test Conditions on Page 32 for details.
Test Conditions*
15, 18
16, 19
17, 20
Min
Typ
Max Units
0
0
ppm
-32
+32 ppm
-100
+100 ppm
40
60
%
10
ns
10
ns
PT0106(09/02)
31
Ver:0