English
Language : 

PT8R1002 Datasheet, PDF (9/26 Pages) List of Unclassifed Manufacturers – CMOS Zero-IF Radio Transceiver IC for Bluetooth
Preliminary Data Sheet
PT8R1002 CMOS Zero-IF
Radio Transceiver IC for Bluetooth
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Transmit operation in Bidirectional interface
Unlike unidirectional interface, the primary procedure for data
transmit is to activate internal TXACTIVE signal by writing
HIGH to TXA field of BT_RF_PLL_CTRL1 through DBUS
interface. The actual transmission starts after HIGH value of
SYNCDETECT provided by baseband. During transmit mode,
DATACLK is sent from PT8R1002 to baseband as a timing
reference. The baseband circuit transmits data to the PT8R1002
at the falling edge of DATACLK, where the PT8R1002 latches
the data at the rising edge of DATACLK. The PT8R1002 tran-
sitions from the idle state when the baseband writes HIGH to
TXA field of BT_RF_PLL_CTRL1 through DBUS interface.
Updating HIGH to that field enables all the transmit circuitry
except for the final output stage. DBUS writing is executed at
a time TTuningTX before the hop frequency synthesizer has settled
to allow any frequency offsets caused by the TX circuitry to be
eliminated. Either when, or just before, the TX circuitry has
correctly settled on frequency, the baseband drives
SYNCDETCT HIGH, which enables the PA stage, and causes
the bidirectional interface to enter the transmit data state. The
baseband drives data to the PT8R1002 on the falling edge of
DATACLK, and the PT8R1002 reads the transmit data on the
rising edge. When all the data has been transmitted, baseband
should write LOW to TXA field of BT_RF_PLL_CTRL1 to
disable the PA stage and return to the idle state.
Figure 8. Transmit signal timing diagram in bidirectional interface
DBUS
Programming
SYNCDETECT
TXDATA
DATACLK
Idle
VCO Tuning
Tx-Ramp-Up
HOP CMD TXACTIVE On CMD
tTuningTX
tRamp-Up
Tx-Burst
Tx DATA
Tx-Ramp-Down
Idle
TXACTIVE Off CMD
tRamp-Down
Figure 9. Transmit signal timing diagram in bidirectional interface
DATACLK(13MHz,O)
DSUB SPI
SYNCDETECT(I)
TXDATA(I)
TXACTIVE On
CMD write
tRamp-Up
PE
SYNC WORD
PE SYNC WORD TE HEDER+PAYLOAD
PE : Preamble
TE : Trailer
TXACTIVE Off
CMD write
tRamp-Down
PT0124(12/04)
9
Ver:2