PT8R1002 Datasheet, PDF (13/26 Pages) List of Unclassifed Manufacturers – CMOS Zero-IF Radio Transceiver IC for Bluetooth

Preliminary Data Sheet
PT8R1002 CMOS Zero-IF
Radio Transceiver IC for Bluetooth
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
The lowest operation power state of PT8R1002 is Sleep state, where all clocks including RF and baseband and circuits in the
PT8R1002 is placed in their minimum power mode. In this mode, the control register can be accessed through serial interface
logic and retain their programmed value. To enter into Sleep state, power-down command which sets power-down of clock
generator including crystal buffer should be programmed through the serial interface. After power-down command, the DATACLK
from the PT8R1002 will stop until it comes back to Idle state. To escape from Sleep state, power-up command which sets power-
up of clock generator should be programmed through the serial interface. After power-up command, the DATACLK will start
again from the PT8R1002 into external baseband.
Figure 15. Power-down sequence procedure timing-diagram
Idle
POWER
RESET
JTAG
Programming
TXACTIVE
TXDATA_EN
Power Down CMD
TXDATA
RXACTIVE
SYNCDETECT
RXDATA
DATACLK
Sleep
Power Up CMD
Idle
VCO Tuning Tx-Ramp-Up
HOP CMD
Transmit Operation
PT0124(12/04)
13
Ver:2