GO7007 Datasheet, PDF (8/10 Pages) List of Unclassifed Manufacturers – WIS GO7007 Single-Chip Streaming Media Encoder

SDRAM Pins
SDRAM_DQ31-
SDRAM_DQ0
SDRAM_A10-
SDRAM_A0
SDRAM_BA1-
SDRAM_BA0
SDRAM_CS#
SDRAM_RAS#
SDRAM_CAS#
SDRAM_WE#
SDRAM_DQM
SDRAM_CLK
SDRAM_CLK_LB
Video Data
Input Pins
PDATA0-PDATA7
HREF
VREF
PCLK
90-93, 96,
97, 100,
103-106,
109, 110,
113, 116,
117, 57,
62-65, 68-70,
45, 48-51,
54-56
123, 77-79,
82-84, 87,
118, 119, 122
126, 129
Input/
Output
Output
Output
130
Output
131
Output
132
Output
135
Output
136
Output
71
Output
76
Input
SDRAM Data
SDRAM Address
SDRAM Bank Address
SDRAM Chip Select
SDRAM Row Address Select
SDRAM Column Address Select
SDRAM Write Enable
SDRAM DQ Mask
SDRAM Clock. Connect this pin to the
SDRAM chip clock input pin.
SDRAM Clock Loop Back. This pin is used
to compensate transfer delays on SDRAM
signals. Connect this pin to the SDRAM
chip clock input pin via a separate route
from the SDRAM_CLK connection. See the
SDRAM clock scheme in Error!
Reference source not found..
146-149,
152-155
156
Input
Input
157
Input
158
Input
Pixel Data Input
Horizontal Reference. Active edge on this
pin indicates beginning of active video
data in a horizontal period. The active
edge can be configured as a positive or
negative edge.
Vertical Reference. Active edge on this pin
indicates beginning of active video data in
a vertical period. The active edge can be
configured as a positive or negative edge.
Pixel Clock
PAGE 8