OZ6912 Datasheet, PDF (5/14 Pages) List of Unclassifed Manufacturers – Single-Slot ACPI CardBus Controller

Pin List
Bold Text = Normal Default Pin Name
OZ6912
PCI Bus Interface Pins
Pin Name
AD[31:0]
C/BE[3:0]#
FRAME#
IRDY#
TRDY#
STOP#
IDSEL
DEVSEL#
PERR#
SERR#
Description
PCI Bus Address/Data: These pins connect to
PCI bus signals AD[31:0]. A Bus transaction
consists of an address phase followed by one or
more data phases.
PCI Bus Command / Byte Enable: The
command signaling and byte enables are
multiplexed on the same pins. During the address
phase of a transaction, C/BE[3:0]# are interpreted
as the bus commands. During the data phase,
C/BE[3:0]# are interpreted as byte enables. The
byte enables are to be valid for the entirety of
each data phase, and they indicate which bytes in
the 32-bit data path are to carry meaningful data
for the current data phase.
Cycle Frame: This signal indicates to the OZ6912
that a bus transaction is beginning. While
FRAME# is asserted, data transfers continue.
When FRAME# is de-asserted, the transaction is
in its final phase.
Initiator Ready: This signal indicates the initiating
agent’s ability to complete the current data phase
of the transaction. IRDY# is used in conjunction
with TRDY#.
Target Ready: This signal indicates target
Agent's the OZ6912’s ability to complete the
current data phase of the transaction. TRDY# is
used in conjunction with IRDY#.
Stop: This signal indicates the current target is
requesting the master to stop the current
transaction.
Initialization Device Select: This input is used as
chip select during configuration read and write
transactions. This is a point-to-point signal.
IDSEL can be used as a chip select during
configuration read and write transactions.
Device Select: This signal is driven active LOW
when the PCI address is recognized as
supported, thereby acting as the target for the
current PCI cycle. The Target must respond
before timeout occurs or the cycle will terminate.
Parity Error: The output is driven active LOW
when a data parity error is detected during a write
phase.
System Error: This output is driven active LOW
to indicate an address parity error.
Pin Number
LQFP
BGA
3-5, 7-11, 15-
17, 19, 23-26,
38-41, 43, 45-
47, 49, 51-57
C2, C1, D4, D2,
D1, E4, E3, E2,
F2, F1, G2, G3,
H3, H4, J1, J2,
N2, M3, N3,
K4, M4, K5, L5,
M5, K6, M6,
N6, M7, N7, L7,
K7, N8
12, 27, 37, 48 E1, J3, N1, N5
28
J4
29
K1
31
K3
33
L2
13
F4
32
L1
34
L3
35
M1
Input
TTL
TTL
TTL
TTL
TTL
TTL
TTL
TTL
-
-
Type
I/O
I/O
I/O
I/O
I/O
I/O
I
I/O
TO
TO
Power
Rail
PCI_Vcc
PCI_Vcc
PCI_Vcc
PCI_Vcc
PCI_Vcc
PCI_Vcc
PCI_Vcc
PCI_Vcc
PCI_Vcc
PCI_Vcc
Drive
PCI
Spec
PCI
Spec
PCI
Spec
PCI
Spec
PCI
Spec
PCI
Spec
PCI
Spec
PCI
Spec
PCI
Spec
PCI
Spec
OZ6912-SF-1.5
Page 5