SGU04G64A1BE1MT-BBR Datasheet, PDF (12/16 Pages) List of Unclassifed Manufacturers – 4096MB DDR3 – SDRAM UDIMM

preliminary Data Sheet
Rev.0.9 22.07.2013
SERIAL PRESENCE-DETECT MATRIX
Byte
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Byte Description
CRC RANGE, EEPROM BYTES, BYTES USED
SPD REVISON
DRAM DEVICE TYPE
MODULE TYPE (FORM FACTOR)
SDRAM DEVICE DENSITY & BANKS
SDRAM DEVICE ROW & COLUMN COUNT
BYTE 6 RESERVED
MODULE RANKS & DEVICE DQ COUNT
ECC TAG & MODULE MEMORY BUS WIDTH
FINE TIMEBASE DIVIDEND/DIVISOR
MEDIUM TIMEBASE DIVIDEND
MEDIUM TIMEBASE DIVISOR
MIN SDRAM CYCLE TIME (tCK MIN)
BYTE 13 RESERVED
CAS LATENCIES SUPPORTED (CL4 => CL11)
CAS LATENCIES SUPPORTED (CL12 => CL18)
MIN CAS LATENCY TIME (tAA MIN)
MIN WRITE RECOVERY TIME (tWR MIN)
MIN RAS# TO CAS# DELAY (tRCD MIN)
MIN ROW ACTIVE TO ROW ACTIVE DELAY (tRRD MIN)
MIN ROW PRECHARGE DELAY (tRP MIN)
UPPER NIBBLE FOR tRAS & tRC
MIN ACTIVE TO PRECHARGE DELAY (tRAS MIN)
MIN ACTIVE TO ACTIVE/REFRESH DELAY (tRC MIN)
MIN REFRESH RECOVERY DELAY (tRFC MIN) LSB
MIN REFRESH RECOVERY DELAY (tRFC MIN) MSB
MIN INTERNAL WRITE TO READ CMD DELAY (tWTR MIN)
MIN INTERNAL READ TO PRECHARGE CMD DELAY
(tRTP MIN)
MIN FOUR ACTIVE WINDOW DELAY (tFAW MIN) MSB
MIN FOUR ACTIVE WINDOW DELAY (tFAW MIN) LSB
SDRAM DEVICE OUTPUT DRIVERS SUPPORTED
SDRAM DEVICE THERMAL & REFRESH OPTIONS
12800-CL11
10600-CL9
0x0A
0xFE
0x18
0x81
0x30
0x92
0x11
0x0B
0x02
0x04
0x21
0x00
0x01
0x03
0x11
0x01
0x08
0x0C
0x00
0x7E
0x00
0x69
0x78
0x69
0x69
0x11
0x20
0x89
0x20
0x08
0x3C
0x3C
0x00
0xF0
0x83
0x05
8700-CL7
0x0F
0x1E
0x3C
0x2C
0x95
Swissbit AG
Industriestrasse 4
CH-9552 Bronschhofen
Fon: [phone]
Fax: [phone]
www.swissbit.com
eMail: [e-mail]
Page 12
of 16