OX12PCI840 Datasheet, PDF (12/32 Pages) List of Unclassifed Manufacturers – Integrated Parallel Port and PCI interface

OXFORD SEMICONDUCTOR LTD.
OX12PCI840
4.4 Accessing Local configuration registers
The local configuration registers are a set of device specific registers which can always be accessed. They are mapped to the
I/O and memory addresses set up in BAR2 and BAR3, with the offsets defined for each register. I/O or memory accesses can be
byte, word or dword accessed, however on little-endian systems such as Intel 80x86 the byte order will be reversed.
4.4.1 Local Configuration and Control register ‘LCC’ (Offset 0x00)
This register defines control of ancillary functions such as Power Management, endian selection and the serial EEPROM. The
individual bits are described below.
Bits
Description
Read/Write
EEPROM
PCI
2:0
Reserved
4:3
Endian Byte-Lane Select for memory access to parallel port
W
RW
00 = Select Data[7:0]
10 = Select Data[23:16]
01 = Select Data[15:8]
11 = Select Data[31:24]
Memory access to OX12PCI840 is always DWORD aligned. When
accessing the parallel port, this option selects the active byte lane. As
both PCI and PC architectures are little endian, the default value will be
used by systems, however, some non-PC architectures may need to
select the byte lane.
7:5
Power-down filter time. These bits define a value of an internal filter time
W
RW
for power-down interrupt request in power management circuitry in
Function0. Once Function0 is ready to go into power down mode,
OX12PCI840 will wait for the specified filter time and if Function0 is still
in power-down request mode, it can assert a PCI interrupt (see section
4.6).
000 = power-down request disabled
010 = 129 seconds
001 = 4 seconds
011 = 518 seconds
1XX = Immediate
10:8
Reserved: Power management test bits. The device driver must write
-
R
zero to these bits
22:11 Reserved.
-
R
23
Parallel port Input (glitch) filters. Enabled when ‘1’
W
RW
24
EEPROM Clock. For PCI read or write to the EEPROM , toggle this bit to
-
RW
generate an EEPROM clock (EE_CK pin).
25
EEPROM Chip Select. When 1 the EEPROM chip-select pin EE_CS is
-
RW
activated (high). When 0 EE_CS is de-active (low).
26
EEPROM Data Out. For writes to the EEPROM, this output bit is the
-
RW
input-data of the EEPROM. This bit is output on EE_DO and clocked into
the EEPROM by EE_CK.
27
EEPROM Data In. For reads from the EEPROM, this input bit is the
-
R
output-data of the EEPROM connected to EE_DI pin.
28
EEPROM Valid. A 1 indicates that a valid EEPROM program is present
-
R
29
Reload configuration from EEPROM. Writing a 1 to this bit re-loads the
-
RW
configuration from EEPROM. This bit is sel-fclearing after EEPROM read
30
Reserved
-
R
31
Reserved
-
R
Reset
000
00
000
000
0000h
0
0
0
0
X
X
0
0
0
Data Sheet Revision 1.2
Page 12