JA58560 Datasheet, PDF (10/16 Pages) List of Unclassifed Manufacturers – Mask-ROM 8-Bit CMOS Micro-controller

JA58560
Note:
1. The IOST registers are “write-only” and set upon RESET.
2. If the IOST latch is “0”, the corresponding I/O pin is in output mode;
if the IOST latch is “1”, the corresponding I/O pin is in input mode.
RESET
This device may be reset by one of the following ways:
(1) Power-on Reset: At power-up, this device is kept in a RESET condition for a period of 18ms after the
voltage on MCLR pin has reached a logic high level.
(2) MCLR reset (normal operation).
(3) WDT reset (normal operation).
(4) MCLR wake-up (from sleep mode).
(5) WDT wake-up (from sleep mode) : Executing the SLEEP instruction can force this device to enter sleep
mode (power saving mode). While in sleep mode, the WDT is cleared but keeps running. This device can
be awakened by WDT time-out or reset input on MCLR pin.
The contents of registers after reset are listed below:
Address
Register
Power-On Reset
MCLR or WDT Reset
00h
INAR
xxxx xxxx
uuuu uuuu
01h
Timer0
xxxx xxxx
uuuu uuuu
02h
PC
1111 1111
1111 1111
03h
STATUS
0001 1xxx
000# #uuu
04h
FSR
111x xxxx
111u uuuu
05h
PORTA
---- xxxx
---- uuuu
06h
PORTB
xxxx xxxx
uuuu uuuu
07h-1Fh General Purpose Register
xxxx xxxx
uuuu uuuu
N/A
Acc
xxxx xxxx
uuuu uuuu
N/A
IOST
1111 1111
1111 1111
N/A
T0MODE
Note:
sxs = unknown,
sus = unchanged,
s#s = refer to the following table
--11 1111
--11 1111
s-s = unimplemented, read as s0s,
Condition
MCLR Reset (not during SLEEP)
MCLR Reset during SLEEP
WDT Reset (not during SLEEP)
WDT Reset during SLEEP
Status: bit 4
u
1
0
0
Status: bit 3
u
0
1
0
TELΚ886-3-5770755
FAXΚ886-3-5770756
16-10
E-mailΚ[e-mail]
Ver. 1.1
Web-siteΚwww.jaztek.com.tw