English
Language : 

EN25QH64 Datasheet, PDF (54/65 Pages) Eon Silicon Solution Inc. – 64 Megabit Serial Flash Memory with 4Kbyte Uniform Sector
EN25QH64
Table 14. AC Characteristics
(Ta = - 40°C to 85°C; VCC = 2.7-3.6V)
Symbol Alt
Parameter
Min Typ
Max
Serial Clock Frequency for:
FAST_READ, PP, SE, BE, DP, RES, WREN,
D.C.
-
104
WRDI, WRSR
FR
fC
Serial Clock Frequency for:
RDSR, RDID, Dual Output
Vcc = 3.0~3.6V
D.C.
-
104
Fast Read , Quad I/O Fast
Read
Vcc = 2.7~3.6V D.C.
-
80
fR
Serial Clock Frequency for READ
D.C.
-
50
tCH 1
Serial Clock High Time
4
-
-
tCL1
Serial Clock Low Time
4
-
-
tCLCH2
Serial Clock Rise Time (Slew Rate)
0.1
-
-
tCHCL 2
Serial Clock Fall Time (Slew Rate)
0.1
-
-
tSLCH
tCSS CS# Active Setup Time (Relative to CLK)
5
-
-
tCHSH
CS# Active Hold Time (Relative to CLK)
5
-
-
tSHCH
CS# Not Active Setup Time (Relative to CLK)
5
-
-
tCHSL
CS# Not Active Hold Time (Relative to CLK)
5
-
-
tSHSL
tCSH
CS# High Time for read
CS# High Time for program/erase
15
50
-
-
tSHQZ 2
tDIS Output Disable Time
-
-
6
tCLQX
tHO Output Hold Time
0
-
-
tDVCH
tDSU Data In Setup Time
2
-
-
tCHDX
tDH Data In Hold Time
5
-
-
tHLCH
HOLD# Low Setup Time ( relative to CLK )
5
tHHCH
HOLD# High Setup Time ( relative to CLK )
5
tCHHH
HOLD# Low Hold Time ( relative to CLK )
5
tCHHL
HOLD# High Hold Time ( relative to CLK )
5
tHLQZ 2
tHZ HOLD# Low to High-Z Output
6
tHHQX 2
tLZ HOLD# High to Low-Z Output
6
tCLQV
tWHSL3
tSHWL3
tDP 2
tRES1 2
tRES2 2
tW
tPP
tSE
tBE
tCE
tV
Output Valid from CLK
3.0V <= VCC
VCC < 3.0V
Write Protect Setup Time before CS# Low
Write Protect Hold Time after CS# High
CS# High to Deep Power-down Mode
CS# High to Standby Mode without Electronic
Signature read
CS# High to Standby Mode with Electronic
Signature read
Write Status Register Cycle Time
Page Programming Time
Sector Erase Time
Block Erase Time
Chip Erase Time
-
-
9
-
-
12
20
-
-
100
-
-
-
-
3
-
-
3
-
-
1.8
-
15
50
-
1.3
5
-
0.06
0.3
-
0.3
2
-
30
70
tSR
Software Reset WIP = write operation
-
-
28
Latency
WIP = not in write operation
-
-
0
Note: 1. tCH + tCL must be greater than or equal to 1/ fC
2. Value guaranteed by characterization, not 100% tested in production.
3. Only applicable as a constraint for a Write status Register instruction when Status Register Protect Bit is set at 1.
Unit
MHz
MHz
MHz
MHz
ns
ns
V / ns
V / ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
µs
µs
ms
ms
s
s
s
µs
µs
This Data Sheet may be revised by subsequent versions
54
or modifications due to changes in technical specifications.
©2013 Eon Silicon Solution, Inc.,
Rev. J, Issue Date: 2013/12/27
www.eonssi.com