EN29GL128HL Datasheet, PDF (11/54 Pages) Eon Silicon Solution Inc. – 128 Megabit (16384K x 8-bit / 8192K x 16-bit) Flash Memory Page mode Flash Memory, CMOS 3.0 Volt-only

USER MODE DEFINITIONS
EN29GL128H/L
Word / Byte Configuration
The BYTE# pin controls whether the device data I/O pins operate in the byte or word configuration. If
the
BYTE# pin is set at logic ‘1’, the device is in word configuration, DQ0-DQ15 are active and controlled by
CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is in byte configuration, and only data I/O pins DQ0-DQ7
are active and controlled by CE# and OE#. The data I/O pins DQ8-DQ14 are tri-stated, and the DQ15
pin is used as an input for the LSB (A-1) address function.
V_IO Control
The V_IO allows the host system to set the voltage levels that the device generates and tolerates on all
inputs and outputs (address, control, and DQ signals). V_IO range is 1.65 to V_CC. For example, a V_IO of
1.65-3.6 volts allows for I/O at the 1.65 or 3.6 volt levels, driving and receiving signals to and from other
1.65 or 3.6 V devices on the same data bus.
Read
All memories require access time to output array data. In a read operation, data is read from one
memory location at a time. Addresses are presented to the device in random order, and the
propagation delay through the device causes the data on its outputs to arrive with the address on its
inputs.
The device defaults to reading array data after device power-up or hardware reset. To read data from
the memory array, the system must first assert a valid address on A22-A0, while driving OE# and CE#
to VIL. WE# must remain at VIH. All addresses are latched on the falling edge of CE#. Data will appear
on DQ15-DQ0 after address access time (tACC), which is equal to the delay from stable addresses to
valid output data.The OE# signal must be driven to VIL. Data is output on DQ15-DQ0 pins after the
access time (tOE) has elapsed from the falling edge of OE#, assuming the tACC access time has been
meet.
Page Read Mode
The device is capable of fast page mode read and is compatible with the page mode Mask ROM read
operation. This mode provides faster read access speed for random locations within a page. The page
size of the device is 8 words/16 bytes. The appropriate page is selected by the higher address bits
A22-A3. Address bits A2-A0 in word mode (A2 to A-1 in byte mode) determine the specific word within
a page. The microprocessor supplies the specific word location.
The random or initial page access is equal to tACC or tCE and subsequent page read accesses (as
long as the locations specified by the microprocessor falls within that page) is equivalent to tPACC.
When CE# is deasserted and reasserted for a subsequent access, the access time is tACC or tCE.
Fast page mode accesses are obtained by keeping the “read-page addresses” constant and changing
the “intra-read page” addresses.
Autoselect
The Autoselect mode provides manufacturer ID, Device identification, and sector protection information,
through identifier codes output from the internal register (separate from the memory array) on DQ7-
DQ0.
The device only support to use autoselect command to access autoselect codes. It does not support to
apply VID on address pin A9.
This Data Sheet may be revised by subsequent versions
11
or modifications due to changes in technical specifications.
©2004 Eon Silicon Solution, Inc.,
Rev. L, Issue Date: 2012/06/05
www.eonssi.com