EDE1108AESE Datasheet, PDF (21/78 Pages) Elpida Memory – 1G bits DDR2 SDRAM

EDE1108AESE, EDE1116AESE
Input Slew Rate Derating
For all input signals the total tIS, tDS (setup time) and tIH, tDH (hold time) required is calculated by adding the data
sheet tIS (base), tDS (base) and tIH (base), tDH (base) value to the ∆tIS, ∆tDS and ∆tIH, ∆tDH derating value
respectively.
Example: tDS (total setup time) = tDS (base) + ∆tDS.
Setup (tIS, tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF
(DC) and the first crossing of VIH (AC) min. Setup (tIS, tDS) nominal slew rate for a falling signal is defined as the
slew rate between the last crossing of VREF (DC) and the first crossing of VIL (AC) max. If the actual signal is
always earlier than the nominal slew rate line between shaded ‘VREF (DC) to AC region’, use nominal slew rate for
derating value (See the figure of Slew Rate Definition Nominal).
If the actual signal is later than the nominal slew rate line anywhere between shaded ‘VREF (DC) to AC region’, the
slew rate of a tangent line to the actual signal from the AC level to DC level is used for derating value (see the figure
of Slew Rate Definition Tangent).
Hold (tIH, tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of
VIL (DC) max. and the first crossing of VREF (DC). Hold (tIH, tDH) nominal slew rate for a falling signal is defined
as the slew rate between the last crossing of VIH (DC) min. and the first crossing of VREF (DC). If the actual signal
is always later than the nominal slew rate line between shaded ‘DC level to VREF (DC) region’, use nominal slew
rate for derating value (See the figure of Slew Rate Definition Nominal).
If the actual signal is earlier than the nominal slew rate line anywhere between shaded ‘DC to VREF (DC) region’,
the slew rate of a tangent line to the actual signal from the DC level to VREF (DC) level is used for derating value
(see the figure of Slew Rate Definition Tangent).
Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached
VIH/IL (AC) at the time of the rising clock transition) a valid input signal is still required to complete the transition and
reach VIH/IL (AC).
For slew rates in between the values listed in the tables below, the derating values may obtained by linear
interpolation.
These values are typically not subject to production test. They are verified by design and characterization.
[Derating Values of tDS/tDH with Differential DQS (DDR2-667, 800)
DQS, /DQS differential slew rate
4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4 V/ns 1.2 V/ns 1.0 V/ns 0.8 V/ns
∆tDS ∆tDH ∆tDS ∆tDH ∆tDS ∆tDH ∆tDS ∆tDH ∆tDS ∆tDH ∆tDS ∆tDH ∆tDS ∆tDH ∆tDS ∆tDH ∆tDS ∆tDH Unit
2.0 +100 +45 +100 +45 +100 +45             ps
1.5 +67 +21 +67 +21 +67 +21 +79 +33           ps
1.0 0 0 0 0 0 0 +12 +12 +24 +24         ps
DQ _{0.9   −5 −14 −5 −14 +7 −2 +19 +10 +31 +22       ps}
slew
rate ^{0.8     −13 −31 −1 −19 +11 −7 +23 +5 +35 +17     ps}
(V/ns) 0.7       −10 −42 +2 −30 +14 −18 +26 −6 +38 +6   ps
0.6         −10 −59 +2 −47 +14 −35 +26 −23 +38 −11 ps
0.5           −24 −89 −12 −77 0 −65 +12 −53 ps
0.4             −52 −140 −40 −128 −28 −116 ps
Data Sheet E1290E30 (Ver. 3.0)
21