DFP2INT Datasheet, PDF (3/3 Pages) Digital Core Design – Floating Point To Integer Pipelined Converter

PERFORMANCE
The following table gives a survey about the
Core area and performance in the ALTERA®
devices after Place & Route :
Device
Speed
grade
Logic Cells
F_max
FLEX10KE
-1
335
67 MHz
ACEX1K
-1
335
71 MHz
APEX20K
-1
295
69 MHz
APEX20KE
-1
295
67 MHz
APEX20KC
-7
295
88 MHz
APEX-II
-7
295
114 MHz
MERCURY
-5
270
208 MHz
STRATIX
-5
245
184 MHz
CYCLONE
-6
245
165 MHz
STRATIX-II
-3
185
214 MHz
CYCLONE-II
-6
265
133 MHz
Core performance in ALTERA® devices
CONTACTS
For any modification or special request
please contact to Digital Core Design or local
distributors.
Headquarters:
Wroclawska 94
41-902 Bytom, POLAND
e-mail: ^{iinnffoo@@ddccdd..ppll}
tel. : [phone]
fax : [phone]
Distributors:
Please check ^{hhtttpp::///wwwwww..ddccdd..ppll//aappaarrttnn..pphhpp}
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.