DFP2INT Datasheet, PDF (1/3 Pages) Digital Core Design – Floating Point To Integer Pipelined Converter

DFP2INT
Floating Point To Integer Pipelined Converter
ver 2.20
OVERVIEW
The DFP2INT is the pipelined floating point
to integer converter. The input and output
numbers format is according to IEEE-754
standard. DFP2INT supports single precision
real numbers and double word integers (4
Bytes). Convert operation is pipelined to 2
levels. Input data are fed every clock cycle.
The first result appears after latency equal to
2 clock periods and next results are available
each clock cycle. Full precision and accu-
racy are accomplished.
APPLICATION
● Math coprocessors
● DSP algorithms
● Embedded arithmetic coprocessor
● Data processing & control
KEY FEATURES
● Full IEEE-754 compliance
● Single precision real input numbers
● Double word output numbers(4 Bytes)
● Simple interface
● No programming required
● 2 levels pipelining
● Full accuracy and precision
● Results available at every clock
● Overflow, underflow and invalid operation
flags
● Fully configurable
All trademarks mentioned in this document
are trademarks of their respective owners.
● Fully synthesizable, static synchronous
design with no internal tri-states
DELIVERABLES
♦ Source code:
◊ VHDL Source Code or/and
◊ VERILOG Source Code or/and
◊ Encrypted, or plain text EDIF netlist
♦ VHDL & VERILOG test bench environ-
ment
◊ Active-HDL automatic simulation mac-
ros
◊ NCSim automatic simulation macros
◊ ModelSim automatic simulation macros
◊ Tests with reference responses
♦ Technical documentation
◊ Installation notes
◊ HDL core specification
◊ Datasheet
♦ Synthesis scripts
♦ Example application
♦ Technical support
◊ IP Core implementation support
◊ 3 months maintenance
● Delivery the IP Core updates, minor
and major versions changes
● Delivery the documentation updates
● Phone & email support
LICENSING
Comprehensible and clearly defined licensing
methods without royalty fees make using of
IP Core easy and simply.
Single Design license allows using IP Core in
single FPGA bitstream and ASIC implemen-
tation. It also permits FPGA prototyping be-
fore ASIC production.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.