DFPAU-DP Datasheet, PDF (1/6 Pages) Digital Core Design – Floating Point Arithmetic Coprocessor Double Precision

DFPAU-DP
Floating Point Arithmetic Coprocessor
Double Precision
ver 3.02
OVERVIEW
DFPAU-DP is a Floating Point Arithmetic Co-
processor, designed to assist CPU in per-
forming the floating point arithmetic computa-
tions. DFPAU-DP directly replaces C soft-
ware functions, by equivalent, very fast hard-
ware operations, which significantly acceler-
ate system performance. It doesn’t require
any programming, so it also doesn’t require
any modifications made in the main software.
Everything is done automatically during soft-
ware compilation by the DFPAU-DP C driver.
DFPAU-DP was designed to operate with
DCD’s DP8051, but can also operate with
any other 8-, 16- and 32-bit processor. Driv-
ers for all popular 8051 C compilers are de-
livered together with the DFPAU-DP pack-
age.
DFPAU-DP uses the specialized algorithms
to compute math functions. It supports addi-
tion, subtraction, multiplication, division,
square root, and comparison. It has built-in
conversion instructions from integer type to
floating point type and vice versa. The input
numbers format is according to IEEE-754
standard. DFPAU-DP supports double and
single precision real numbers, 8-bit, 16-bit
and 32-bit integers. DFPAU-DP is prepared
to use with 8-, 16- and 32-bit processors.
Each floating point function can be turned
on/off at configuration level providing the
flexible scalability of DFPAU-DP module. It
allows save silicon space and provides exact
configuration required by certain application.
DFPAU-DP is a technology independent de-
sign that can be implemented in a variety of
process technologies.
APPLICATIONS
● Math coprocessors
● DSP algorithms
● Embedded arithmetic coprocessor
● Fast data processing & control
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.