S6E1B3 Datasheet, PDF (9/115 Pages) Cypress Semiconductor – 32-bit ARM® Cortex®-M0+ FM0+ Microcontroller

3. Pin Assignment
FPT-80P-M21
PRELIMINARY
(TOP VIEW)
S6E1B3 Series
VCC 1
P50/INT00_0/SIN3_1 2
P51/INT01_0/SOT3_1 3
P52/INT02_0/SCK3_1 4
P53/SIN6_0/TIOA1_2/INT07_2 5
P54/SOT6_0/TIOB1_2/INT18_1 6
P55/SCK6_0/ADTG_1/INT19_1 7
P56/INT08_2/MI2SMCK6_1/WKUP9/CEC1_1 8
P30/TIOB0_1/SCS60_1/INT03_2/MI2SWS6_1/WKUP4 9
P31/TIOB1_1/SCK6_1/MI2SCK6_1/INT04_2 10
P32/TIOB2_1/SOT6_1/MI2SDO6_1/INT05_2 11
P33/INT04_0/TIOB3_1/SIN6_1/MI2SDI6_1/ADTG_6 12
P39/DTTI0X_0/ADTG_2/TIOB4_0/INT06_0 13
P3A/RTO00_0/TIOA0_1/INT07_0/RTCCO_2/SUBOUT_2/IC1_CIN_0 14
P3B/RTO01_0/TIOA1_1/IC1_DATA_0 15
P3C/RTO02_0/TIOA2_1/INT18_2/IC1_RST_0 16
P3D/RTO03_0/TIOA3_1/IC1_VPEN_0 17
P3E/RTO04_0/TIOA4_1/INT19_2/IC1_VCC_0/WKUP8 18
P3F/RTO05_0/TIOA5_1/IC1_CLK_0 19
VSS 20
LQFP - 100
LQFP - 80
60 P21/AN18/SIN0_0/INT06_1/WKUP2
59 P22/AN17/SOT0_0/TIOB7_1
58 P23/AN16/SCK0_0/TIOA7_1/RTO00_1
57 P1B/AN11/SOT4_1/IC02_1/INT20_2
56 P1A/AN10/SIN4_1/IC01_1/INT05_1
55 P19/AN09/SCK2_2/IC00_1
`
54 P18/AN08/SOT2_2
53 AVRH
52 AVRL
51 AVSS
50 AVCC
49 P17/AN07/SIN2_2/INT04_1
48 P16/AN06/SCK0_1/INT15_0
47 P15/AN05/IC1_CIN_1/SOT0_1/IC03_2/INT14_0
46 P14/AN04/IC1_DATA_1/RTS1_1/SIN0_1/INT03_1/IC02_2
45 P13/AN03/IC1_RST_1/SCK1_1/RTCCO_1/IC01_2/SUBOUT_1
44 P12/AN02/IC1_VPEN_1/SOT1_1/IC00_2
43 P11/AN01/IC1_VCC_1/SIN1_1/INT02_1/FRCK0_2/WKUP1
42 P10/AN00/IC1_CLK_1/CTS1_1
41 VCC
Note:
− The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The
channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register
(EPFR) to select the pin to be used.
Document Number: 001-99224 Rev.**
Page 9 of 115