English
Language : 

CYRF69213_13 Datasheet, PDF (76/86 Pages) Cypress Semiconductor – Programmable Radio on Chip Low Power
◁
CYRF69213
AC Electrical Characteristics
Parameter
Description
Conditions
Clock
FIMO
Internal Main Oscillator
Frequency
No USB present
With USB present
FILO
Internal Low Power Oscillator Normal Mode
Low Power Mode
3.3 V Regulator
VORIP
Output Ripple Voltage
USB Driver
TR1
Transition Rise Time
CLOAD = 200 pF
TR2
Transition Rise Time
CLOAD = 600 pF
TF1
Transition Fall Time
CLOAD = 200 pF
TF2
Transition Fall Time
CLOAD = 600 pF
TR
Rise/Fall Time Matching
VCRS
Output Signal Crossover Voltage
USB Data Timing
TDRATE
TDJR1
TDJR2
TDEOP
Low speed Data Rate
Receiver Data Jitter Tolerance
Receiver Data Jitter Tolerance
Differential to EOP Transition
Skew
Ave. Bit Rate (1.5 Mbps ± 1.5%)
To next transition
To pair transition
TEOPR1
TEOPR2
TEOPT
TUDJ1
TUDJ2
TLST
EOP Width at Receiver
EOP Width at Receiver
Source EOP Width
Differential Driver Jitter
Differential Driver Jitter
Width of SE0 during Diff.
Transition
Rejects as EOP
Accept as EOP
To next transition
To pair transition
Non-USB Mode Driver Characteristics
TFPS2
SDATA/SCK Transition Fall Time
SPI Timing
TSMCK
TSSCK
TSCKH
SPI Master Clock Rate
SPI Slave Clock Rate
SPI Clock High Time
FCPUCLK/6
High for CPOL = 0,
Low for CPOL = 1
TSCKL
TMDO
TMDO1
SPI Clock Low Time
Master Data Output Time [14]
Master Data Output Time,
First bit with CPHA = 0
Low for CPOL = 0,
High for CPOL = 1
SCK to data valid
Time before leading SCK edge
Min.
22.8
23.64
29.44
35.84
45
75
–
75
–
80
1.3
1.4775
–75
–45
–40
–
675
1.25
–95
–95
–
50
–
–
125
125
–25
100
Note
14. In Master mode first bit is available 0.5 SPICLK cycle before Master clock edge available on the SCLK pin.
Document Number: 001-07552 Rev. *H
Typ.
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
Max. Unit
25.2
24.36
37.12
47.36
MHz
kHz
55
%
–
ns
300
ns
–
ns
300
ns
125
%
2.0
V
1.5225
75
45
100
Mbps
ns
ns
ns
330
ns
–
ns
1.5
s
95
ns
95
ns
210
ns
300
ns
2
MHz
2.2
MHz
–
ns
–
ns
50
ns
–
ns
Page 76 of 86
 ▷