English
Language : 

CY7C601XX_09_09 Datasheet, PDF (7/68 Pages) Cypress Semiconductor – enCoRe II Low Voltage Microcontroller
CY7C601xx, CY7C602xx
Table 7-1. enCoRe II LV Register Summary (continued)
The XIO bit in the CPU Flags Register must be set to access the extended register space for all registers above 0xFF.
Addr Name
7
6
5
4
3
2
1
0
34 IOSCTR
foffset[2:0]
Gain[4:0]
35 XOSCTR
Reserved
XOSC XGM [2:0]
Reserved
Mode
36 LPOSCTR 32 kHz Low Reserved
Power
32 kHz Bias Trim [1:0]
32 kHz Freq Trim [3:0]
3C SPIDATA
SPIData[7:0]
3D
SPICR
Swap
LSB First
Comm Mode
CPOL
CPHA
SCLK Select
DA INT_CLR0 GPIO Port 1 Sleep Timer INT1
GPIO Port 0 SPI Receive SPI Transmit
INT0
POR/LVD
DB INT_CLR1 TCAP0 Prog Interval 1 ms Timer
Timer
Reserved
DC INT_CLR2 Reserved GPIO Port 4 GPIO Port 3 GPIO Port 2 Reserved
INT2
16-bit
Counter
Wrap
TCAP1
DE INT_MSK3 ENSWINT
Reserved
DF INT_MSK2 Reserved GPIO Port 4 GPIO Port 3 GPIO Port 2 Reserved
Int Enable Int Enable Int Enable
INT2
Int Enable
16-bit
Counter
Wrap Int
Enable
TCAP1
Int Enable
E1 INT_MSK1 TCAP0 Prog Interval 1 ms Timer
Int Enable Timer Int Enable
Int Enable
Reserved
E0 INT_MSK0 GPIO Port 1 Sleep Timer INT1 GPIO Port 0 SPI Receive SPI Transmit
INT0
POR/LVD
Int Enable Int Enable Int Enable Int Enable Int Enable Int Enable Int Enable Int Enable
E2
INT_VC
Pending Interrupt [7:0]
E3 RESWDT
Reset Watchdog Timer [7:0]
--
CPU_A
--
CPU_X
-- CPU_PCL
-- CPU_PCH
--
CPU_SP
F7
CPU_F
FF CPU_SCR
1E0 OSC_CR0
1E3 LVDCR
1EB ECO_TR
1E4 VLTCMP
Reserved
GIES
Reserved
Reserved
Reserved
Sleep Duty Cycle [1:0]
Temporary Register T1 [7:0]
X[7:0]
Program Counter [7:0]
Program Counter [15:8]
Stack Pointer [7:0]
XIO
Super
Carry
Zero
Global IE
WDRS
PORS
Sleep
Reserved Reserved
Stop
No Buzz
Sleep Timer [1:0]
CPU Speed [2:0]
PORLEV[1:0]
Reserved
VM[2:0]
Reserved
Reserved
LVD
PPOR
R/W
bbbbbbbb
---bbb-b
b-bbbbbb
Default
000ddddd
000ddddd
d-dddddd
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbb-----
00000000
00000000
00000000
00000000
-bbb-bbb 00000000
r------- 00000000
-bbb-bbb 00000000
bbb----- 00000000
bbbbbbbb 00000000
bbbbbbbb 00000000
wwwwwww 00000000
w
-------- 00000000
-------- 00000000
-------- 00000000
-------- 00000000
-------- 00000000
---brbbb 00000010
r-ccb--b 00010100
--bbbbbb 00001000
--bb-bbb 00000000
bb------ 00000000
------rr 00000000
Note In the R/W column:
b = Both Read and Write
r = Read Only
w = Write Only
c = Read or Clear
d = Calibration Value. Must not change during normal use
Document 38-16016 Rev. *F
Page 7 of 68
[+] Feedback