W255H Datasheet, PDF (6/10 Pages) Cypress Semiconductor – 200-MPz 24-Output Buffer for 4DDR or 3 SDRAM DIMMS

W255
Figure 1 shows the differential clock directly terminated by a 120Ω resistor.
V_CC
V_CC
Device _Out
Under
Test
Out
) ^60W
) ^60W
VTR
R_T =120Ω
VCP
Receiver
Ordering Information
Ordering Code
W255H
W255HT
Figure 1. Differential Signal Using Direct Termination Resistor
Package Type
48-pin SSOP
48-pin SSOP–Tape and Reel Option
Operating Range
Commercial
Commercial
Document #: 38-07255 Rev. *C
Page 6 of 10