MB91460T Datasheet, PDF (54/137 Pages) Cypress Semiconductor – 32-bit RISC, load/store architecture, five-stage pipeline

MB91460T Series
Address
000058_H
00005C_H
000060_H
000064_H
000068_H
00006C_H
000070_H
000074_H
000078_H
00007C_H
000080_H
000084_H
000088_H
00008C_H
0000CC_H
0000D0_H
0000D4_H
0000D8_H
+0
SCR03[R/W,W]
00000000
ESCR03 [R/W]
00000X00
SCR04 [R/W,W]
00000000
ESCR04 [R/W]
00000X00
SCR05 [R/W,W]
00000000
ESCR05 [R/W]
00000X00
SCR06 [R/W,W]
00000000
ESCR06 [R/W]
00000X00
SCR07 [R/W,W]
00000000
ESCR07 [R/W]
00000X00
BGR100 [R/W]
00000000
BGR102 [R/W]
00000000
BGR104 [R/W]
00000000
BGR106 [R/W]
00000000
IBCR0 [R/W]
00000000
ITMKH0 [R/W]
00 - - - - 11
Reserved
Register
+1
+2
+3
SMR03 [R/W,W]
00000000
SSR03 [R/W,R]
00001000
RDR03/TDR02
[R/W]
00000000
ECCR03
[R/W,R,W]
-00000XX
Reserved
SMR04 [R/W,W]
00000000
SSR04 [R/W,R]
00001000
RDR04/TDR04
[R/W]
00000000
ECCR04
[R/W,R,W]
-00000XX
FSR04 [R]
- - - 00000
FCR04 [R/W]
0001 - 000
SMR05 [R/W,W]
00000000
SSR05 [R/W,R]
00001000
RDR05/TDR05
[R/W]
00000000
ECCR05
[R/W,R,W]
-00000XX
FSR05 [R]
- - - 00000
FCR05 [R/W]
0001 - 000
SMR06 [R/W,W]
00000000
SSR06 [R/W,R]
00001000
RDR06/TDR06
[R/W]
00000000
ECCR06
[R/W,R,W]
-00000XX
FSR06 [R]
- - - 00000
FCR06 [R/W]
0001 - 000
SMR07 [R/W,W]
00000000
SSR07 [R/W,R]
00001000
RDR07/TDR07
[R/W]
00000000
ECCR07
[R/W,R,W]
-00000XX
FSR07 [R]
- - - 00000
FCR07 [R/W]
0001 - 000
BGR000 [R/W]
00000000
Reserved
Reserved
BGR002 [R/W]
00000000
BGR103 [R/W]
00000000
BGR003 [R/W]
00000000
BGR004 [R/W]
00000000
BGR105 [R/W]
00000000
BGR005 [R/W]
00000000
BGR006 [R/W]
00000000
BGR107 [R/W]
00000000
BGR007 [R/W]
00000000
Reserved
IBSR0 [R]
00000000
ITBAH0 [R/W]
- - - - - - 00
ITBAL0 [R/W]
00000000
ITMKL0 [R/W]
11111111
ISMK0 [R/W]
01111111
ISBA0 [R/W]
- 0000000
IDAR0 [R/W]
00000000
ICCR0 [R/W]
- 0011111
Reserved
Document Number: 002-04631 Rev. *A
Block
LIN-USART
3
LIN-USART
4
with FIFO
LIN-USART
5
with FIFO
LIN-USART
6
with FIFO
LIN-USART
7
with FIFO
Baudrate
Generator
LIN-USART
0 to 7
I²C 0
Page 54 of 137