English
Language : 

CY8C28243_13 Datasheet, PDF (4/80 Pages) Cypress Semiconductor – PSoC® Programmable System-on-Chip™
CY8C28243, CY8C28403, CY8C28413
CY8C28433, CY8C28445, CY8C28452
CY8C28513, CY8C28533, CY8C28545
CY8C28623, CY8C28643, CY8C28645
The Analog System
The Analog System is composed of up to 16 configurable analog
blocks, each containing an opamp circuit that allows the creation
of complex analog signal flows. Some devices in this PSoC
family have an analog multiplex bus that can connect to every
GPIO pin. This bus can also connect to the analog system for
analysis with comparators and analog-to-digital converters. It
can be split into two sections for simultaneous dual-channel
processing.
Some of the more common PSoC analog functions (most
available as user modules) are:
■ Analog-to-digital converters (6 to 14-bit resolution, up to 4,
selectable as Incremental or Delta Sigma)
■ Dedicated 10-bit SAR ADC with sample rates up to 142 ksps
■ Synchronized, simultaneous Delta Sigma ADCs (up to 4)
■ Filters (2 to 8 pole band-pass, low pass, and notch)
■ Amplifiers (up to 4, with selectable gain to 48x)
■ Instrumentation amplifiers (up to 2, with selectable gain to 93x)
■ Comparators (up to 6, with 16 selectable thresholds)
■ DACs (up to 4, with 6 to 9-bit resolution)
■ Multiplying DACs (up to 4, with 6 to 9-bit resolution)
■ High current output drivers (up to 4 with 30 mA drive)
■ 1.3 V reference (as a System Resource)
■ DTMF Dialer
■ Modulators
■ Correlators
■ Peak detectors
■ Many other topologies possible
Figure 2. Analog System Block Diagram for CY8C28x45 and
CY8C28x52 Devices
All GPIO
P0[7]
P0[6]
P0[5]
P0[4]
P0[3]
P0[1]
P0[2]
P0[0]
P2[3]
P2[1]
P2[6]
P2[4]
P2[2]
P2[0]
Array Input Configuration
ACI0[1:0]
ACI1[1:0]
ACI2[1:0]
ACI3[1:0]
ACI4[1:0] ACI5[1:0]
ACC00
Block Array
ACC01
ACC02
ACC03
ASC10
ASD11
ASC12
ASD13
ASD20
ASC21
ASD22
ASC23
ACE00 ACE01
ASE10 ASE11
Interface to
Digital System
RefHi
RefLo
AGND
Analog Reference
Reference
Generators
AGNDIn
RefIn
Bandgap
M8C Interface (Address Bus, Data Bus, Etc.)
Document Number: 001-48111 Rev. *L
Page 4 of 80