English
Language : 

CY7C451 Datasheet, PDF (4/24 Pages) Cypress Semiconductor – 512x9 2Kx9 and 4Kx9 Cascadable Clocked FIFOs with Programmable
CY7C451
CY7C453
CY7C454
Electrical Characteristics Over the Operating Range
7C451-12
7C453-12
7C454-12
7C451-14
7C453-14
7C454-14
7C451-20
7C453-20
7C454-20
7C451-30
7C453-30
7C454-30
Parameter Description
Test Conditions
Min. Max. Min. Max. Min. Max. Min. Max. Unit
VOH
Output HIGH
VCC = Min., IOH = −2.0 mA 2.4
2.4
2.4
2.4
V
Voltage
VOL
VIH[2]
VIL[2]
IIX
IOS[3]
Output LOW
Voltage
VCC = Min., IOL = 8.0 mA
0.4
0.4
0.4
0.4 V
Input HIGH Voltage
Input LOW Voltage
2.2 VCC 2.2 VCC 2.2 VCC 2.2 VCC V
−0.5 0.8 −0.5 0.8 −0.5 0.8 −0.5 0.8 V
Input Leakage
Current
VCC = Max.
−10 +10 −10 +10 −10 +10 −10 +10 µA
Output Short
VCC = Max., VOUT = GND −90
−90
−90
−90
mA
Circuit Current
IOZL
IOZH
ICC1[4]
ICC2[5]
ISB[6]
Output OFF, High Z OE > VIH, VSS < VO < VCC −10 +10 −10 +10 −10 +10 −10 +10 µA
Current
Operating Current VCC = Max.,
Com’l
140
140
120
100 mA
IOUT = 0 mA
Mil/Ind
150
150
130
110 mA
Operating Current VCC = Max.,
Com’l
70
70
70
70 mA
IOUT = 0 mA
Mil/Ind
80
80
80
80 mA
Standby Current VCC = Max.,
Com’l
30
30
30
30 mA
IOUT = 0 mA
Mil/Ind
30
30
30
30 mA
Capacitance[7]
Parameter
Description
Test Conditions
Max.
Unit
CIN
COUT
Input Capacitance
Output Capacitance
TA = 25°C, f = 1 MHz,
VCC = 5.0V
10
pF
12
pF
Notes:
2. The VIH and VIL specifications apply for all inputs except XI. The XI pin is not a TTL input. It is connected to either XO of the previous device or VSS.
3. Test no more than one output at a time for not more than one second.
4. Input signals switch from 0V to 3V with a rise/fall time of less than 3 ns, clocks and clock enables switch at maximum frequency (fMAX), while data inputs
switch at fMAX/2. Outputs are unloaded.
5. Input signals switch from 0V to 3V with a rise/fall time less than 3 ns, clocks and clock enables switch at 20 MHz, while the data inputs switch at 10 MHz.
Outputs are unloaded.
6. All input signals are connected to VCC. All outputs are unloaded. Read and write clocks switch at maximum frequency (fMAX).
7. Tested initially and after any design or process changes that may affect these parameters.
Document #: 38-06033 Rev. *A
Page 4 of 24