Z9953 Datasheet, PDF (3/6 Pages) Cypress Semiconductor – 3.3V, 180MHz, Multi-Output Zero Delay Buffer

Z9953
Maximum Ratings¹
Maximum Input Voltage Relative to VSS: VSS - 0.3V
Maximum Input Voltage Relative to VDD: VDD + 0.3V
Storage Temperature:
-65°C to + 150°C
Operating Temperature:
-40°C to +85°C
Maximum ESD protection
2KV
Maximum Power Supply:
Maximum Input Current:
5.5V
±20mA
3.3V, 180MHz, Multi-Output Zero Delay Buffer
This device contains circuitry to protect the inputs
against damage due to high static voltages or electric
field; however, precautions should be taken to avoid
application of any voltage higher than the maximum
rated voltages to this circuit. For proper operation, Vin
and Vout should be constrained to the range:
VSS<(Vin or Vout)<VDD
Unused inputs must always be tied to an appropriate
logic voltage level (either VSS or VDD).
DC Parameters
Characteristic
Symbol Min
Typ Max Units
Conditions
Input Low Voltage
VIL
VSS
-
0.8
V
Input High Voltage
VIH
2.0
-
VDD
V
Input Low Current (@VIL = VSS)
IIL
Input High Current (@VIL =VDD)
IIH
-120 µA
120
µA
Note 2
Peak-to-Peak Input Voltage
PECL_CLK
VPP
300
1000 mV
Note 3
Common Mode Range
PECL_CLK
VCMR VDD-
-
VDD- V
1.5
0.6
Output Low Voltage
VOL
0.6
V
IOL = 20mA, Note 4
Output High Voltage
VOH
VDD-
0.6
V
IOH = -20mA, Note 4
Quiescent Supply Current
IDDC
-
-
20
mA
All VDDC and VDD
PLL Supply Current
IDD
-
15
20
mA
VDD only
Input Capacitance
Cin
-
-
4
pF
VDD = VDDC = 3.3V ±5%, TA = -40°C to +85°C
Note 1: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT
required.
Note 2: Inputs have pull-up, pull-down resistors that affect input current.
Note 3: The VCMR is the difference from the most positive side of the differential input signal. Normal operation is obtained when
the “High” input is within the VCMR range and the input lies within the VPP specification.
Note 4: Driving series or parallel terminated 50Ω (or 50Ω to VDD/2) transmission lines. Output buffers are dual staged to control
drive strength in order to reduce over/under shoot.
Cypress Semiconductor Corporation
http://www.cypress.com
Document#: 38-07086 Rev. *B
12/26/2002
Page 3 of 6